

# Bachelor-Thesis

## Implementation of deep learning methods on a massively parallel FPGA cluster

Andreas Michaelides | Hochschule Stralsund

hello@andmichaels.com

### Abstract

Deep learning frameworks continue to evolve, demanding novel approaches to achieve efficient and scalable computation. This thesis explores the integration of a specialized FPGA accelerator module, developed using VHDL, into the minimalistic deep learning framework `tinygrad`. The research addresses two key challenges: the seamless mapping of `tinygrad`'s dynamic kernel compilation model onto a specialized FPGA design, and the evaluation of scalability within a RIVY-ERA S6-LX150 FPGA cluster. By designing a specialized accelerator, extending the `tinygrad` backend for hardware interfacing, and benchmarking performance against representative workloads, this work aims to provide practical insights into FPGA-based acceleration for deep learning frameworks.

## Contents

|          |                                                                              |          |
|----------|------------------------------------------------------------------------------|----------|
| <b>1</b> | <b>Introduction</b>                                                          | <b>4</b> |
| 1.1      | Problem Statement . . . . .                                                  | 4        |
| 1.2      | Objectives . . . . .                                                         | 4        |
| 1.3      | Research Focus and Hypotheses . . . . .                                      | 5        |
| <b>2</b> | <b>Background and Related Work</b>                                           | <b>5</b> |
| 2.1      | Introduction to Deep Learning Frameworks and <code>tinygrad</code> . . . . . | 5        |
| 2.2      | FPGA Technology for Neural Networks . . . . .                                | 6        |
| 2.3      | FPGA Clusters in Deep Learning . . . . .                                     | 7        |
| 2.4      | Experimental Equipment - Rivyera S6-LX150 . . . . .                          | 7        |
| <b>3</b> | <b>Tinygrad Architecture</b>                                                 | <b>8</b> |
| 3.1      | Frontend . . . . .                                                           | 9        |

|          |                                                            |           |
|----------|------------------------------------------------------------|-----------|
| 3.1.1    | Tensor initialization . . . . .                            | 10        |
| 3.1.2    | Machine Learning Operations . . . . .                      | 10        |
| 3.1.3    | Neural Network Module . . . . .                            | 10        |
| 3.1.4    | Automatic Differentiation . . . . .                        | 10        |
| 3.1.5    | Supported Data Types . . . . .                             | 11        |
| 3.2      | Abstract Syntax Tree . . . . .                             | 11        |
| 3.3      | UOp . . . . .                                              | 12        |
| 3.4      | Shape Tracker . . . . .                                    | 12        |
| 3.5      | Pattern Matcher . . . . .                                  | 13        |
| 3.6      | Scheduling . . . . .                                       | 13        |
| 3.7      | Graph Rewrite . . . . .                                    | 13        |
| 3.7.1    | Grouper . . . . .                                          | 13        |
| 3.7.2    | Lowering to SIMT . . . . .                                 | 14        |
| 3.8      | Runtime . . . . .                                          | 14        |
| <b>4</b> | <b>System Design and Implementation</b>                    | <b>15</b> |
| 4.1      | Design Philosophy and Constraints . . . . .                | 15        |
| 4.1.1    | RIVYERA S6-LX150 Resource Constraints . . . . .            | 15        |
| 4.2      | VHDL Development Fundamentals . . . . .                    | 16        |
| 4.3      | Tinygrad Operation Analysis and Hardware Mapping . . . . . | 18        |
| 4.4      | Accelerator Architecture . . . . .                         | 20        |
| 4.4.1    | Compute Core Architecture . . . . .                        | 22        |
| 4.4.2    | Arithmetic Logic Unit . . . . .                            | 22        |
| 4.4.3    | Shared Memory . . . . .                                    | 23        |
| 4.4.4    | Pipeline Hazard Management . . . . .                       | 23        |
| 4.5      | Host-FPGA Communication . . . . .                          | 24        |
| 4.6      | Compiler Design . . . . .                                  | 24        |
| 4.7      | Cluster Architecture . . . . .                             | 25        |
| 4.8      | Verification and Testing Strategy . . . . .                | 26        |
| 4.9      | Integration with Tinygrad Backend . . . . .                | 26        |
| 4.10     | Selection of Parameters . . . . .                          | 27        |
| <b>5</b> | <b>Evaluation Methodology</b>                              | <b>27</b> |
| 5.1      | Benchmark Selection . . . . .                              | 27        |
| 5.2      | Performance Metrics . . . . .                              | 27        |
| 5.3      | Experimental Setup . . . . .                               | 27        |
| 5.4      | Measurement Procedure . . . . .                            | 28        |
| <b>6</b> | <b>Results and Analysis</b>                                | <b>28</b> |

|          |                                                 |            |
|----------|-------------------------------------------------|------------|
| <b>7</b> | <b>Discussion</b>                               | <b>29</b>  |
| 7.1      | Key Findings and Insights . . . . .             | 29         |
| 7.2      | Design Tradeoffs and Decisions . . . . .        | 30         |
| 7.3      | Limitations and Challenges . . . . .            | 31         |
| <b>8</b> | <b>Conclusion and Future Work</b>               | <b>32</b>  |
| 8.1      | Conclusion . . . . .                            | 32         |
| 8.2      | Future Work . . . . .                           | 32         |
|          | <b>References</b>                               | <b>33</b>  |
|          | <b>Overview of Tools Used</b>                   | <b>36</b>  |
| <b>A</b> | <b>Appendix A: Detailed VHDL Implementation</b> | <b>36</b>  |
| A.1      | Top-Level Module Implementation . . . . .       | 36         |
| A.2      | Compute Core Implementation . . . . .           | 47         |
| A.3      | Shared Memory Implementation . . . . .          | 55         |
| A.4      | Multi-Core System Implementation . . . . .      | 61         |
| A.5      | Register File . . . . .                         | 64         |
| A.6      | Instruction Fetch . . . . .                     | 66         |
| A.7      | Instruction Decoder . . . . .                   | 70         |
| A.8      | Execution Stage . . . . .                       | 77         |
| A.9      | ALU Implementation . . . . .                    | 83         |
| A.10     | Memory Stage . . . . .                          | 88         |
| A.11     | Writeback Stage . . . . .                       | 93         |
| <b>B</b> | <b>Appendix B: Tinygrad Backend Extensions</b>  | <b>95</b>  |
| B.1      | Rivyera Backend . . . . .                       | 95         |
| B.2      | Rivyera Compiler . . . . .                      | 109        |
| <b>C</b> | <b>Appendix C: Functional Correctness Test</b>  | <b>119</b> |
| <b>D</b> | <b>Appendix D: Timing Report</b>                | <b>121</b> |

# 1 Introduction

Deep learning is rapidly evolving, with frameworks such as TensorFlow and PyTorch enabling complex model development and deployment. In contrast, tinygrad stands as a minimalistic deep learning framework implemented in only a few thousand lines of code (<12K as of 23-02-2025). Despite its simple design, tinygrad supports key features such as lazy evaluation, automatic differentiation, and operation fusion that are essential for modern deep learning workflows.

A notable characteristic of tinygrad’s architecture is how it decomposes high-level operations, such as matrix multiplication, into a small set of elementary operations (e.g., ADD, MUL) that are later fused into efficient computation kernels. This approach significantly reduces the number of distinct operations requiring hardware acceleration, making tinygrad an attractive platform for experimental FPGA research and implementation.

The RIVYERA S6-LX150 presents an ideal environment for such experimentation. Our FPGA cluster contains up to 40 Xilinx Spartan-6 LX150 FPGAs, its architecture offering an excellent foundation for implementing specialized accelerators for distinct neural network operations.

## 1.1 Problem Statement

The research addresses two primary challenges. First, there is the need for **operation-specific hardware design** – designing specialized FPGA implementations for critical tinygrad operations. Second, there are **integration and scalability concerns** related to seamlessly integrating a specialized FPGA accelerator module into a minimalistic deep learning framework and evaluating how the RIVYERA FPGA cluster architecture impacts scalability.

## 1.2 Objectives

This thesis aims to **design a specialized FPGA accelerator module** by implementing a set of critical operations used in tinygrad. Another key objective is to **integrate with tinygrad** by developing a custom backend – specifically a compiler that maps tinygrad’s operations onto a specialized ISA.

Additionally, the research will **deploy the specialized accelerators** across the RIVYERA S6-LX150 FPGA cluster to evaluate scalability. Finally, comprehensive **performance evaluation** will benchmark the accelerators, both as standalone modules and within the cluster configuration, using representative workloads to assess latency and throughput.

### 1.3 Research Focus and Hypotheses

The research focuses on two key questions. First, regarding integration:

**RQ1: Integration** Can specialized FPGA accelerator modules developed using VHDL be seamlessly integrated into the tinygrad framework?

**H1:** Specialized FPGA accelerator modules developed with VHDL can be integrated into the tinygrad framework with minimal code modifications and without disrupting its existing functionality. This seamless integration will maintain functional correctness and preserve the framework’s ease of use, demonstrating that tinygrad’s abstraction layer can effectively interface with specialized hardware accelerators.

The second question concerns scalability and cluster performance:

**RQ2: Scalability and Cluster Performance** How does deploying specialized accelerators across a RIVYERA S6-LX150 FPGA cluster affect scalability for deep learning workloads in a minimalistic framework like tinygrad?

**H2:** Deploying specialized accelerators across the RIVYERA S6-LX150 FPGA cluster will facilitate effective scalability of deep learning workloads within the tinygrad framework.

## 2 Background and Related Work

The background of this thesis encompasses the topics of deep learning frameworks, the application of FPGA clusters in this domain and the experimental equipment used.

### 2.1 Introduction to Deep Learning Frameworks and tinygrad

TensorFlow and PyTorch represent two of the most widely adopted deep learning frameworks, each with distinct design philosophies and evolving capabilities. TensorFlow, originally developed by the Google Brain Team, excels in production environments through specialized deployment tools like TensorFlow Serving, TensorFlow Lite for mobile devices, and TensorFlow.js for web applications [1].

PyTorch, developed by Facebook’s AI Research lab, emphasizes dynamic computation graphs and offers native Python integration that facilitates rapid prototyping and easier debugging [18].

Tinygrad is a recent python ML framework, developed by George Hotz – initially as a personal project – in 2020, now being developed by the tiny corp startup [10]. It serves as an alternative to PyTorch and Tensorflow, putting simplicity as a key focus. Users are able to define neural networks by calling into a set of API functions to perform tensor computations. Most complex neural networks defined with tinygrad can be broken

down into an abstract syntax tree consisting of 3 types of operations - ElementwiseOps, ReduceOps, MovementOps tinygrad. [9]. Tinygrad’s relative simplicity makes it an attractive framework to develop new hardware accelerators for.

## 2.2 FPGA Technology for Neural Networks

Field-Programmable Gate Arrays (FPGAs) are reconfigurable hardware, with a degree of programmability between general-purpose processors and application-specific integrated circuits (ASICs). Unlike fixed hardware, FPGAs consist of configurable logic blocks (CLBs), programmable interconnects, and dedicated resources such as block RAMs and DSP slices that enable implementation of custom computing architectures for specific applications [4].

Neural network layers perform numerous similar arithmetic operations – primarily multiply-accumulate (MAC) – that can be executed with significant parallelism. The reconfigurable logic and dedicated DSP slices of FPGAs enable designers to instantiate multiple parallel processing elements, each handling a subset of these MAC operations. Various researchers have demonstrated these parallel processing capabilities successfully in FPGA-based neural network accelerators [25].

In feed-forward neural network inference, computation typically follows a predictable dataflow pattern. Unlike general-purpose processors—which support complex instruction sets enabling arbitrary control flow (loops, recursion, dynamic memory management)—many neural network inference tasks operate with relatively static computational graphs. This more predictable structure allows FPGA implementations to be optimized specifically for the arithmetic and data movement required by the network. FPGAs can focus resources on parallel datapaths rather than complex control units [26], which can reduce power consumption and improve efficiency compared to general-purpose architectures. Multiple studies on FPGA accelerators for deep learning have confirmed these efficiency benefits [20].

Together, these aspects make FPGAs well-suited to accelerate many neural network computations by exploiting parallelism in a predictable environment—often resulting in favorable throughput, latency, and energy efficiency characteristics compared to more generalized processing architectures. It should be noted that for more complex neural network architectures involving recurrent connections or dynamic control flow, these advantages may be less pronounced, though specialized FPGA designs can still offer benefits.

## 2.3 FPGA Clusters in Deep Learning

**Uniform clusters** deploy identical FPGA devices in standardized configurations to simplify programming models and system management, enabling consistent performance characteristics across the platform. In contrast, **heterogeneous clusters** integrate diverse FPGA models with varying capabilities within a single system, tailoring specialized computational resources to different operations while potentially optimizing cost-efficiency. This architectural dichotomy was originally proposed in the Axel project [24], and as Samayoa et al. discuss in their survey, uniform systems offer simplified programming paradigms while heterogeneous systems can provide performance advantages by matching computational elements to their most suitable tasks [22].

FPGA clusters implement various communication architectures that fundamentally affect scalability, latency, and overall system performance. According to Caulfield et al. [3], there are three primary acceleration approaches: **local acceleration** (where each FPGA accelerates its own host server’s workloads), **network acceleration** (where FPGAs process network flows), and **global acceleration** (where FPGAs communicate directly with each other across the datacenter to create distributed accelerator pools). Each approach offers distinct trade-offs in terms of latency, programmability, and scale.

Local acceleration connects FPGAs directly to their host processors through high-speed interfaces like PCIe or AXI, offering the lowest latency but limiting acceleration to a single node’s computational capacity. Network acceleration positions FPGAs between servers and network switches to process data flows at line rates without CPU intervention. Global acceleration enables datacenter-scale FPGA communication, allowing multiple FPGAs to collaborate on workloads regardless of physical location.

The RIVYERA S6-LX150 system represents employs a PCIe-based local acceleration architecture that connects up to 128 Xilinx Spartan-6 LX150 FPGAs to create a high-performance computing cluster [23]. This architecture emphasizes tight integration through standardized PCIe interfaces rather than network-based communication, providing deterministic latency characteristics essential for specific workloads. This approach allows for low-latency communication between FPGAs within the cluster but constrains the system to a single physical enclosure.

## 2.4 Experimental Equipment - Rivyera S6-LX150

The RIVYERA S6-LX150 (as pictured in Figure 1) is a specialized FPGA-based high-performance computing platform designed for application-specific computing. The system integrates up to 128 Xilinx Spartan-6 LX150 FPGAs in a scalable architecture contained within a standard 19-inch rack-mountable 4U chassis [23].

Each FPGA in the system features 147,443 logic cells, 180 DSP48A1 slices, and 268 18Kb Block RAMs. The hardware architecture assigns 512 MB of DDR3-333 RAM to each FPGA (totaling up to 65 GB of distributed memory across the system), with optional 32 GB SDHC flash storage per FPGA.

The interconnection architecture of the RIVYERA system consists of a 16-slot backplane where each card accommodates up to 8 FPGAs. These FPGAs are connected via a high-throughput bus system that enables efficient data exchange between processing elements. The system interfaces with a host server through up to four PCIe-based interface cards, providing a bridge between the conventional computing environment and the specialized FPGA hardware.

For software development, the RIVYERA platform supports standard FPGA development workflows, including VHDL development through Xilinx ISE 14.7. The system comes with a Linux-based operating system (typically CentOS 7) and includes the SciEngines API that supports multiple design flows. This software environment facilitates both low-level hardware programming and higher-level application development, making it suitable for implementing specialized accelerators for deep learning frameworks like tinygrad.



Figure 1: Sciengines RIVYERA S6-LX150

### 3 Tinygrad Architecture

Tinygrad provides a frontend consisting of various common deep learning functions to define a chain of tensor computations. These serve to build an abstract syntax tree of operations to be carried out when a tensor's data is accessed (when the tensor is

"realized"). Realization encompasses the break-down of the abstract syntax tree into a linear list of low-level primitive operations. Each supported target device has a runtime comprising a set of classes that handle input/output and the compilation of tinygrad's low-level intermediate language into device-specific code. This analysis is based on the tinygrad codebase [9] and accompanying documentation in the tinygrad-notes repository [17].

### 3.1 Frontend

Tinygrad provides a `Tensor` class that enables users to initialize tensors and perform operations on them. Figure 2 demonstrates training a neural network using Tinygrad's API.

---

```

1 from tinygrad import Tensor, nn
2
3 class NeuralNet:
4     def __init__(self):
5         self.l1 = Tensor.kaiming_uniform(784, 128)
6         self.l2 = Tensor.kaiming_uniform(128, 10)
7     def __call__(self, x:Tensor) -> Tensor:
8         return x.flatten(1).dot(self.l1).relu().dot(self.l2)
9
10 model = NeuralNet()
11 optim = nn.optim.Adam([model.l1, model.l2], lr=0.001)
12
13 x, y = Tensor.rand(4, 1, 28, 28), Tensor([2,4,3,7]) # replace with real mnist dataloader
14
15 with Tensor.train():
16     for i in range(10):
17         optim.zero_grad()
18         loss = model(x).sparse_categorical_crossentropy(y).backward()
19         optim.step()
20         print(i, loss.item())

```

---

Figure 2: Example of linear network training using Tinygrad's API

The `NeuralNet` model implements a two-layer feedforward network for MNIST digit classification [5]. The network accepts 28x28 grayscale images as input and produces classification outputs for ten digit classes (0-9).

The first layer (`self.l1`) consists of 128 neurons that receive flattened pixel values (784 inputs total) as shown in the `x.flatten(1).dot(self.l1)` operation. The layer outputs are processed through the ReLU activation function, defined as  $ReLU(x) = \max(0, x)$ , which introduces non-linearity as implemented in the `.relu()` call.

The second layer (`self.l2`) produces ten output values representing classification confidence for each digit class through the `.dot(self.l2)` operation.

The constructor initializes both layer weight matrices using Kaiming uniform initialization [6], which provides appropriate scaling for ReLU activations by drawing weights from a uniform distribution with variance adapted to the layer width.

The training loop demonstrates tinygrad’s automatic differentiation capabilities. For 10 iterations, the model processes the input batch `x` to generate predictions, which are compared against ground truth labels `y` using sparse categorical cross-entropy loss. The `.backward()` call triggers automatic gradient computation through the computational graph, while the Adam optimizer [15] applies computed gradients to update model parameters via `optim.step()`. The `optim.zero_grad()` call clears accumulated gradients between iterations, ensuring proper gradient computation for subsequent steps.

### 3.1.1 Tensor initialization

The framework implements various tensor creation methods commonly used in machine learning, including `uniform` (uniform distribution sampling), `randn` (normal distribution sampling), and the previously discussed `kaiming_uniform`.

### 3.1.2 Machine Learning Operations

Common machine learning operations are implemented, including `matmul` (matrix multiplication as shown in the `.dot` operations), `layernorm` (layer normalization for training stability), and `conv2d` (2D convolution for spatial feature extraction). These operations serve as high-level abstractions and are expressed internally using primitive operations such as `add` and `mul`.

### 3.1.3 Neural Network Module

The `nn` module provides essential building blocks for neural networks including `Linear` (fully-connected layers), `Conv2d` (convolutional layers), and `BatchNorm` (batch normalization layers). The module also includes implementations of standard optimizers such as the previously discussed Adam and SGD (stochastic gradient descent).

### 3.1.4 Automatic Differentiation

Gradients are computed automatically using the `Tensor.train()` context manager and the `Tensor.backward()` method.

### 3.1.5 Supported Data Types

Tinygrad supports floats, integers, and booleans at various precision levels.

## 3.2 Abstract Syntax Tree

Operations are tracked within an abstract syntax tree represented by the `UOp` class. Computations remain deferred until the resulting tensor is realized through value extraction or explicit invocation of the `realize()` function.

Figure 3 demonstrates matrix multiplication performed in Tinygrad on a CUDA device.

---

```
1 import os
2 os.environ["DEBUG"] = "4" # Enables verbose logging to see UOp tree and kernels
3 os.environ["CUDA"] = "1" # Forces CUDA device usage
4
5 from tinygrad import Tensor
6
7 # 1. Create two 2x2 tensors
8 a = Tensor([[1.0, 2.0],
9 [3.0, 4.0]], device="CUDA")
10
11 b = Tensor([[5.0, 6.0],
12 [7.0, 8.0]], device="CUDA")
13
14 # 2. Perform matrix multiplication
15 c = a @ b # This is equivalent to a.matmul(b)
16
17 # 3. Realize the tensor to execute the computation
18 result = c.realize()
```

---

Figure 3: Matrix Multiplication in tinygrad

The realization of the tensor results in an abstract syntax tree consisting of operations (Figure 4) being built and executed.




Figure 4: Matrix Multiplication Operations Tree

Looking at the graph from bottom-to-top, we see that the matrix multiplication has been broken up into an elementwise multiplication (Ops.MUL) of two same-shaped tensors followed by an axis reduction through summation (Ops.REDUCE\_AXIS).

### 3.3 UOp

The Abstract Syntax Tree consists of UOp objects. These hold an identifier of the operation (i.e. Ops.MUL), a datatype (i.e. dtypes.float32), arguments (can be of any type), and a reference to source UOps it might depend on. We could not identify a definitive explanation to the naming of the UOp class in tinygrad’s codebase and documentation.

### 3.4 Shape Tracker

The shape tracker is the primary component responsible for optimizing any movement/copy operations performed on a Tensor. Whenever a Tensor is defined as being a copy of another Tensor in a different shape/dimension, it is crucial to optimize such that the same memory allocated for the original tensor can be used, as opposed to copying the data.

To represent a reshaping, the Shape Tracker relies on the View class. A View possess three attributes - the Tensor it is defined over, a shape, and a stride. The shape is simply a tuple holding the size of all the dimensions of the tensor. The stride is a tuple of the same size as the shape, it defines how the memory index gets calculated for a particular element of the Tensor. For example, if we have a Tensor A with shape (4, 2) and a stride

of (4, 1) and we want to transpose it, we would define a View over with with shape (2, 4) and a stride of (1, 4).

Each Tensor has a single ShapeTracker object attached to it. The ShapeTracker simply holds a list of all the Views that define the Tensor. Whenever possible, the ShapeTracker combines several Views into one.

### 3.5 Pattern Matcher

A PatternMatcher takes a UOp matching one of its patterns and replaces it with another object. This could be another UOp in the use case of graph rewriting, or it could be a string of code as in the case of a renderer. A PatternMatcher consists of several UPat objects, that define the pattern and the object it is to be replaced with.

### 3.6 Scheduling

Each instantiated Tensor object has a corresponding, unoptimized UOp AST attached to it in the lazydata attribute. When the user reads from a Tensor (in other words - realizes the Tensor) the UOp AST stored in lazydata gets optimized, and one or more ScheduleItem get created, which then get executed in order to perform the computation and finish the realization of the tensor. The process of creating the ScheduleItems is called Scheduling. The Grouper component determines which operations in the AST get performed in their own ScheduleItem, and simplifies/optimizes the AST. It does using several different PatternMatchers, which match particular elements of the AST and replace them with an optimized counterpart.

**Schedule Item** A schedule item represents a single UOp AST that is to be executed. It consists of an ast attribute holding the UOp AST, and a bufs attribute, which is a list of Buffer objects that are to be used for the computation.

### 3.7 Graph Rewrite

Graph rewrite refers to all transformations performed on a UOp computational graph during realization.

#### 3.7.1 Grouper

The first graph rewrites of the AST that take place during scheduling are handled by the grouper component. Optimizations and preparations of the AST to be rendered to the target device take place. Operations get fused and simplified where possible and intermediate OPs are replaced with their counterparts. It is at this stage, where the AST potentially gets broken up into separately rendered kernels.

### 3.7.2 Lowering to SIMT

In parallel computing, Single instruction, multiple threads (SIMT) is an execution model introduced by NVIDIA [16], whereby a single instruction is executed on a multitude of threads in parallel to achieve a high computational bandwidth. This is the primary model employed by most modern GPUs. CUDA Kernels, for example, are programs that process some portion of input data, with the particular portion to be processed being determined by the identifier of the thread. These kernels are executed on several threads synchronously, such that a large amount of input data may be processed at once.

SIMT is widely employed in deep learning computations, and a majority of accelerators implement this paradigm in their programming frontends. Correspondingly, Tinygrad implements the process of "Lowering", which is aimed at breaking down high-level vector operations into a series of lower-level primitive operations that are to be executed across several threads.

It is the final stage of graph rewriting for the AST broken down into a linear list of primitive UOps (linearization) that can be rendered into code for a SIMT-compatible device.

## 3.8 Runtime

After the UOp AST is built, it is passed to the specific device backend (e.g. CUDA Backend, CPU Backend) for execution. Figure 5 displays the components of the CUDA Backend.




Figure 5: CUDA Backend Processing Pipeline in tinygrad

Tinygrad was designed with execution on NVIDIA and AMD GPUs in mind. These have their own C++-based programming frontends (CUDA and ROCm respectively). A significant part of tinygrad's architecture is designed around rendering the UOp AST to C++ code, and then compiling this C++ to a binary that can be executed on the accelerator device. The Renderer component is responsible for outputting a string containing the C++ code that performs the computation defined by the UOp.

Since we are developing an FPGA Accelerator specifically for tinygrad, it simplifies the development of the Backend significantly. We intend to use tinygrad as our only programming frontend, allowing us to design our accelerator around tinygrad’s native UOp AST, simplifying the renderer and compiler as opposed to having to work with an additional programming frontend in between.

## 4 System Design and Implementation

This section presents the integrated design of specialized FPGA accelerator modules for tinygrad operations, their deployment across the RIVYERA S6-LX150 cluster, and the mapping strategy that connects tinygrad’s abstract operations to hardware implementations. The design philosophy prioritizes functional correctness and integration feasibility over optimal performance, creating a reference implementation that demonstrates the viability of tinygrad-FPGA integration.

### 4.1 Design Philosophy and Constraints

This work adopts a **reference implementation** strategy that prioritizes:

- **Integration feasibility:** Demonstrating successful mapping of tinygrad operations to FPGA hardware
- **Scalability validation:** Characterizing performance scaling across multiple FPGAs
- **Correctness verification:** Ensuring functional equivalence with existing tinygrad backends
- **Implementation clarity:** Employing established architectural patterns that demonstrate integration principles

This approach focuses development effort on the core research questions (RQ1: Integration and RQ2: Scalability) while establishing a foundation for future optimization work.

#### 4.1.1 RIVYERA S6-LX150 Resource Constraints

The Xilinx Spartan-6 LX150 FPGAs impose specific design constraints:

- **Logic Resources:** 147,443 logic cells per FPGA requiring careful resource allocation
- **DSP Capabilities:** 180 DSP48A1 slices per FPGA providing dedicated multiply-accumulate functionality

- **Memory Resources:** 268 18Kb Block RAMs (4.8 MB total) plus 512 MB DDR3 per FPGA
- **Communication:** High-throughput bus system between FPGAs with PCIe host interface

These constraints necessitate architectures that balance resource utilization with implementation complexity, favoring proven designs over experimental optimizations.

## 4.2 VHDL Development Fundamentals

VHDL, defined by IEEE 1076 [12], is a hardware description language used for ASIC and FPGA development. Unlike traditional programming languages that define sequential instructions for Turing-complete machines, VHDL specifies physical signal connections [2]. Signal assignment occurs concurrently in parallel, making VHDL particularly suitable for massively parallel computing implementations.

For example, a simple 32-bit adder (Figure 6):

---

```

1 entity adder is
2     port (
3         a      : in  std_logic_vector(31 downto 0);
4         b      : in  std_logic_vector(31 downto 0);
5         sum     : out std_logic_vector(31 downto 0)
6     );
7 end entity adder;
8
9 architecture concurrent of adder is
10 begin
11     sum <= std_logic_vector(unsigned(a) + unsigned(b));
12 end architecture concurrent;
```

---

Figure 6: VHDL Implementation of a 32-bit adder

This single concurrent assignment continuously computes the sum whenever inputs **a** or **b** change, showing how VHDL models hardware behavior rather than sequential execution.

While concurrent signal assignments form the foundation of VHDL design, many hardware components require sequential behavior. VHDL addresses this through processes - blocks of code that execute sequentially when triggered by specific signal changes. These processes enable the implementation of state machines, control logic, and other sequential circuits that are essential for our pipeline stages.

Consider a simple counter that increments on each clock cycle (Figure 7) - this cannot be implemented with concurrent assignments alone:

```
1 entity counter is
2   port (
3       clk      : in  std_logic;
4       rst      : in  std_logic;
5       enable   : in  std_logic;
6       count    : out std_logic_vector(31 downto 0)
7   );
8 end entity counter;
9
10 architecture sequential of counter is
11     signal count_reg : unsigned(31 downto 0) := (others => '0');
12 begin
13     process(clk)
14     begin
15         if rising_edge(clk) then
16             if rst = '1' then
17                 count_reg <= (others => '0');
18             elsif enable = '1' then
19                 count_reg <= count_reg + 1;  -- Depends on previous value
20             end if;
21         end if;
22     end process;
23
24     count <= std_logic_vector(count_reg);
25 end architecture sequential;
```

---

Figure 7: VHDL Implementation of a counter

The counter must remember its previous value between clock cycles, requiring a clocked process to implement this stateful behavior.

Building on signals and processes, we can construct pipelined architectures - a design pattern fundamental to achieving high throughput in FPGA implementations [14]. When a calculation becomes too long to complete within one clock cycle, it must be broken into smaller stages and completed over several clock cycles.

Consider a simple example: computing  $a \leq b + c + d$ . Without pipelining (Figure 8), this requires two additions in series:

---

```

1 -- Non-pipelined version
2 process(clk)
3 begin
4     if rising_edge(clk) then
5         a <= b + c + d; -- Two additions in one cycle
6     end if;
7 end process;

```

---

Figure 8: VHDL Implementation of addition without pipelining

To pipeline this operation, we introduce an intermediate register to separate the additions (Figure 9):

---

```

1 -- Pipelined version
2 signal temp : std_logic_vector(31 downto 0); -- Pipeline register
3
4 process(clk)
5 begin
6     if rising_edge(clk) then
7         -- Stage 1: First addition
8         temp <= b + c;
9
10        -- Stage 2: Second addition
11        a <= temp + d;
12    end if;
13 end process;

```

---

Figure 9: VHDL Implementation of addition with pipelining

This design completes one full addition every clock cycle after an initial latency of two cycles.

### 4.3 Tinygrad Operation Analysis and Hardware Mapping

Analysis of tinygrad’s linearization process reveals that only a subset of operations reach the final optimized AST for code generation and device compilation. The linearized UOp list contains primitive operations after all high-level transformations and optimizations. Operations reaching hardware implementation fall into five categories:

**Memory Management Operations** These operations handle memory allocation, access patterns, and data movement:

- **DEFINE\_GLOBAL**: Declares global memory buffer pointers with specified data types and sizes
- **DEFINE\_LOCAL**: Declares local/shared memory buffers for thread-group communication
- **LOAD**: Memory read operations with optional gating for conditional execution
- **STORE**: Memory write operations to global or local memory spaces
- **INDEX**: Address calculation and pointer arithmetic for memory access

**Arithmetic and Logic Unit (ALU) Operations** The core computational operations are grouped into three subcategories based on operand count:

#### Unary Operations:

- **CAST/BITCAST**: Type conversion between different data formats
- **NEG**: Arithmetic negation
- **RECIP**: Reciprocal calculation ( $1/x$ )
- **SQRT**: Square root function
- **EXP2/LOG2**: Exponential and logarithmic functions (base 2)
- **SIN**: Trigonometric sine function

#### Binary Operations:

- **ADD/SUB**: Addition and subtraction
- **MUL**: Multiplication
- **FDIV/IDIV**: Floating-point and integer division
- **MOD**: Modulo operation
- **MAX**: Maximum selection
- **CMPLT/CMPNE**: Comparison operations (less than, not equal)
- **AND/OR/XOR**: Bitwise logical operations
- **SHL/SHR**: Bit shift operations (left/right)
- **POW**: Power function

#### Ternary Operations:

- **WHERE**: Conditional selection ( $c?a : b$ )

- **MULACC**: Multiply-accumulate operation ( $a \times b + c$ )

**Control Flow Operations** These operations implement structured control flow within kernels:

- **RANGE**: Loop initialization with start/end bounds and iteration variable
- **ENDRANGE**: Loop termination and iterator increment
- **IF**: Conditional block entry based on predicate evaluation
- **ENDIF**: Conditional block exit
- **BARRIER**: Thread synchronization primitive for coordinated execution

**Data Flow Operations** Operations that manage data dependencies and accumulator patterns:

- **DEFINE\_\_ACC**: Accumulator initialization with specified data type and initial value
- **ASSIGN**: Assignment operation for updating accumulator values
- **CONST/VCONST**: Constant value definitions (scalar and vector)

This operation set forms the foundation for our accelerator ISA design, requiring approximately 50 distinct instruction types to implement the complete tinygrad execution model.

## 4.4 Accelerator Architecture

Due to tinygrad’s SIMT focus, we implement a multi-core system with a RISC-V-like ISA (described in Tables 1 and 2), executing kernels across multiple cores in parallel, similar to GPU architectures. Our architecture adapts open-source RISC-V FPGA implementations [27], modifying cores to maintain individual register files while sharing memory across the system. This simplified model introduces performance and scalability limitations discussed in the Discussion section.

Table 1: Rivyera Accelerator Instruction Formats

| Type   | 31-26       | 25-21   | 20-16    | 15-11    | 15-0            |
|--------|-------------|---------|----------|----------|-----------------|
| R-type | opcode[5:0] | rd[4:0] | rs1[4:0] | rs2[4:0] | -               |
| I-type | opcode[5:0] | rd[4:0] | -        | -        | immediate[15:0] |
| M-type | opcode[5:0] | rd[4:0] | rs1[4:0] | -        | immediate[15:0] |
| J-type | opcode[5:0] | -       | rs1[4:0] | -        | immediate[15:0] |

Table 2: Rivyera Accelerator Instruction Set

| Instruction | Opcode | Type   | Description                                      |
|-------------|--------|--------|--------------------------------------------------|
| ADD         | 000001 | R-type | $rd = rs1 + rs2$ (integer)                       |
| SUB         | 000010 | R-type | $rd = rs1 - rs2$ (integer)                       |
| MUL         | 000011 | R-type | $rd = rs1 \times rs2$ (integer)                  |
| DIV         | 000100 | R-type | $rd = rs1 \div rs2$ (integer)                    |
| MOD         | 000101 | R-type | $rd = rs1 \bmod rs2$                             |
| SHL         | 000110 | R-type | $rd = rs1 \ll rs2$                               |
| SHR         | 000111 | R-type | $rd = rs1 \gg rs2$                               |
| AND         | 001000 | R-type | $rd = rs1 \wedge rs2$                            |
| OR          | 001001 | R-type | $rd = rs1 \vee rs2$                              |
| XOR         | 001010 | R-type | $rd = rs1 \oplus rs2$                            |
| NEG         | 001011 | R-type | $rd = -rs1$ (integer)                            |
| CMPLT       | 001100 | R-type | $rd = (rs1 < rs2) ? 1 : 0$ (integer)             |
| CMPNE       | 001101 | R-type | $rd = (rs1 \neq rs2) ? 1 : 0$ (integer)          |
| MAX         | 001110 | R-type | $rd = \max(rs1, rs2)$ (integer)                  |
| MOV         | 010000 | R-type | $rd = rs1$                                       |
| LOAD_IMM    | 010001 | I-type | $rd = \text{immediate}$                          |
| FADD        | 010010 | R-type | $rd = rs1 + rs2$ (float)                         |
| FSUB        | 010011 | R-type | $rd = rs1 - rs2$ (float)                         |
| FMUL        | 010100 | R-type | $rd = rs1 \times rs2$ (float)                    |
| FDIV        | 010101 | R-type | $rd = rs1 \div rs2$ (float)                      |
| FSQRT       | 010110 | R-type | $rd = \sqrt{rs1}$                                |
| FRECIP      | 010111 | R-type | $rd = 1/rs1$                                     |
| FMAX        | 011010 | R-type | $rd = \max(rs1, rs2)$ (float)                    |
| FNEG        | 011011 | R-type | $rd = -rs1$ (float)                              |
| FNE         | 011100 | R-type | $rd = (rs1 \neq rs2) ? 1 : 0$ (float)            |
| FLT         | 011101 | R-type | $rd = (rs1 < rs2) ? 1 : 0$ (float)               |
| FTOI        | 011110 | R-type | $rd = (\text{int})rs1$ (float to signed int)     |
| FTOUI       | 011111 | R-type | $rd = (\text{uint})rs1$ (float to unsigned int)  |
| ITOF        | 100010 | R-type | $rd = (\text{float})rs1$ (signed int to float)   |
| UITOF       | 100011 | R-type | $rd = (\text{float})rs1$ (unsigned int to float) |
| LOAD        | 100000 | M-type | $rd = \text{memory}[rs1 + \text{immediate}]$     |
| STORE       | 100001 | M-type | $\text{memory}[rs1 + \text{immediate}] = rd$     |
| JMP         | 110000 | J-type | $PC = \text{target}$                             |
| JZ          | 110001 | J-type | if $(rs1 = 0)$ $PC = \text{target}$              |
| JNZ         | 110010 | J-type | if $(rs1 \neq 0)$ $PC = \text{target}$           |
| HALT        | 111101 | R-type | Stop execution                                   |
| BARRIER     | 111110 | R-type | Synchronization barrier                          |
| NOP         | 111111 | R-type | No operation                                     |

R-type instructions comprise binary and unary operations (e.g., ADD, MUL, NEG) that compute values from up to two source registers ( $rs1$  and  $rs2$ ) and store results in the destination register ( $rd$ ).

The only I-type instruction is LOAD\_IMM, which stores the 16-bit immediate value into the destination register ( $rd$ ).

M-type instructions are STORE and LOAD. The STORE operation writes the value in  $rd$  to shared memory at address  $rs1 + \text{immediate}$ , while LOAD reads from address  $rs1 + \text{immediate}$  and stores the retrieved value in  $rd$ .

J-type instructions include JMP, JZ, and JNZ. These instructions branch to target ad-


addresses calculated by adding the immediate value to the current program counter, with JZ and JNZ performing conditional branches based on whether rs1 equals zero.

**Precision and Implementation Considerations** The floating-point unit implements IEEE 754 single-precision format as the primary data type, with provisions for future half-precision extensions commonly used in neural networks.

#### 4.4.1 Compute Core Architecture

The implementation follows the classic five-stage RISC pipeline: Instruction Fetch, Instruction Decode, Execute, Memory, and Writeback [8]. Core components implement each pipeline stage.

Figure 10: Compute Core Architecture



Instructions reside in BRAMs within the Instruction Fetch component, loadable through an external interface extending to the top-level host interface. The PC Manager stores and updates the program counter, accepting inputs from the execution engine for jump operations. The Memory Stage provides an external interface for global memory read/write operations.


#### 4.4.2 Arithmetic Logic Unit

The ALU performs both integer and floating-point arithmetic operations. Integer and logical operations utilize integrated VHDL operators. Floating-point operations employ the 2008 VHDL Standard Library implementation of IEEE 754 single-precision arithmetic [12].

4.4.3 Shared Memory

BRAM arrays organize into memory banks with arbitrated access ports. The maximum concurrent operations equals the number of memory banks. Access conflicts resolve through round-robin arbitration [13].

Figure 11: Shared Memory




4.4.4 Pipeline Hazard Management

Pipeline hazards occur when pipeline stages would produce incorrect results, typically due to dependencies on uncompleted previous instructions [8].

A typical example is a Read-After-Write (RAW) data hazard:


- 
- <sup>1</sup> ADD R1, R1, R2
  - <sup>2</sup> ADD R1, R1, R3
- 

Figure 12: Read-After-Write data hazard



Without hazard handling, the pipeline would execute incorrectly. The execution stage of the second instruction depends on the writeback stage of the first instruction completing. However, when the second instruction’s execution stage runs, the first instruction has only reached the memory stage. Thus, R1 would not be updated before the second instruction reads it.

Our implementation resolves hazards by detecting them during assembly and inserting NOP operations to stall the pipeline.



This approach impacts performance through wasted computational cycles. While forwarding techniques can resolve such hazards more efficiently [11], our reference implementation prioritizes simplicity over optimization.

## 4.5 Host-FPGA Communication

The Sciengines C-API provides host-FPGA communication functionality. Python bindings generated via clang2py [7] enable FPGA programming and memory operations from Python code.

## 4.6 Compiler Design

The RivyeraCompiler translates tinygrad’s linearized UOp list directly into our FPGA’s native instruction set. Each UOp operation maps to one or more ISA instructions, with the compiler selecting the appropriate opcode based on data type. For example, an ADD operation on floating-point tensors generates an FADD instruction (opcode 0x12), while integer addition uses the ADD instruction (opcode 0x01). This type-aware translation ensures operations execute correctly on the appropriate hardware units within each compute core.

Register allocation follows the linear scan algorithm [19], using 24 general-purpose registers (r6 through r29). Registers r0-r5 are reserved for special purposes, r30 stores the spill memory base address, and r31 contains the thread ID. UOps resulting in a computed value get assigned a register. When registers are exhausted, the compiler assigns a location in spill memory. Each core has dedicated spill memory located at the high end of the address space.

Our pipeline implementation requires careful handling of data dependencies between instructions. The compiler detects Read-After-Write (RAW) hazards by tracking when each register becomes available for reading. Currently, we employ a conservative approach that inserts 5 NOP instructions between dependent operations. While this simplifies implementation and guarantees correctness, it reduces performance compared to more sophisticated techniques like forwarding. Branch instructions require additional handling since they flush the pipeline. The compiler automatically inserts 2 NOPs after each branch to account for instructions that may have been fetched but should not execute.

The compiler generates a binary format designed for runtime patching. Each compiled kernel begins with a header containing a magic number (0xDEADBEEF) followed by placeholder information. Buffer addresses cannot be determined at compile time since they depend on runtime memory allocation. The compiler generates placeholder instructions that are patched with actual addresses before execution. The main instruction stream follows the header, with each instruction encoded as a 32-bit word matching our VHDL instruction formats. This approach allows the same compiled kernel to work with different buffer allocations across multiple executions.

Control flow operations like loops require special handling to map tinygrad’s high-level constructs to basic jump instructions. The RANGE UOp initiates allocating a counter register and initializes it to zero. The loop starts with comparing the counter register against the limit, and conditionally jumping to after the loop end. At the corresponding ENDRANGE, the compiler generates an instruction to increment the counter and an unconditional jump back to the loop start. Jump targets use a label-based system where the compiler records label positions during the first pass and patches jump instructions with actual addresses in a second pass. This two-pass approach supports arbitrary control flow patterns including nested loops and conditional execution blocks.

## 4.7 Cluster Architecture

The implementation utilizes tinygrad’s multi-device inference support, creating a horizontal cluster that processes multiple inputs across multiple FPGAs in parallel. The architecture does not support vertical parallelism – FPGAs cannot combine memory resources for larger models or computational resources for reduced latency – but achieves

higher throughput through horizontal scaling.

## 4.8 Verification and Testing Strategy

**VHDL-Level Tests** Functionality verification employs testbenches with the Xilinx ISim simulator, including:

- Unit tests for individual modules (ALU, Instruction Fetch component)
- Integration tests for interacting components (Multi-Core system)

**System-Level Integration Tests** Python unit tests verify end-to-end functionality, testing both host code and simulated VHDL accelerator behavior.

## 4.9 Integration with Tinygrad Backend

The tinygrad backend implementation comprises four components: RivyeraDevice, RivyeraAllocator, RivyeraRenderer, and RivyeraCompiler.

Tinygrad processes computations through the following pipeline:

1. Linearized UOps pass through RivyeraRenderer to RivyeraCompiler
2. RivyeraRenderer forwards UOps directly to RivyeraCompiler for binary compilation
3. RivyeraAllocator (instantiated within RivyeraDevice) handles buffer allocation and I/O
4. The compiled kernel executes via RivyeraDevice's `__call__` method

Certain properties of the RivyeraRenderer class determine how tinygrad groups and lowers operations. The `has_local` attribute determines whether the device supports SIMT execution. When enabled, RANGE operations are flattened, with each iteration executed on a separate thread.

We initially intended to utilize SIMT on our accelerator, but discovered that the number of threads required by the accelerator device scales with the dimensions of the tensor computation. This requires a very high number of threads to support the majority of deep learning workloads. While this could have been feasible with an architecture that allows a high number of virtual cores, our architecture supports only one logical thread per physical compute core. Therefore, while our architecture fundamentally supports SIMT, we cannot integrate it with tinygrad's SIMT capabilities.

## 4.10 Selection of Parameters

The primary parameters of our architecture are the number of compute cores and the number of banks and BRAMs per bank in the shared memory component. Since we cannot use SIMT as discussed previously, we configure the system with only one compute core. For the shared memory component, we use two banks (sufficient to service the single compute core and the external memory interface) with 120 BRAMs per bank to fully utilize all BRAMs available on the FPGA.

# 5 Evaluation Methodology

## 5.1 Benchmark Selection

We select tinygrad’s ConvNet implementation for MNIST dataset classification as our benchmark workload. This model comprises 8 convolutional and fully-connected layers (2x Conv2d-ReLU blocks followed by BatchNorm2d and MaxPool2d, repeated twice, then a linear classifier) with approximately 600K parameters.

## 5.2 Performance Metrics

We adopt the performance metrics established by the MLPerf Inference benchmark suite [21] and measure three primary metrics:

- **Single-device inference latency:** End-to-end time for single-sample classification, measured as the 90th-percentile latency over 1,024 queries after model warm-up, following MLPerf’s single-stream scenario [21]
- **Single-device inference throughput:** Maximum samples processed per second on a single FPGA device, measured using MLPerf’s offline scenario methodology with a batch of at least 24,576 samples [21]
- **Multi-device inference throughput:** Aggregate samples per second across all 40 FPGA devices, measured by distributing batches across devices and summing individual throughputs

All measurements exclude one-time costs (model loading, compilation) and report median values over 100 runs to ensure statistical validity, consistent with MLPerf’s requirement for measuring steady-state behavior [21].

## 5.3 Experimental Setup

- **Hardware:** 40 Spartan 6-LX150 FPGA-devices on the Sciengines Rivyera server [23]

- **Software:** Tinygrad (Revision number: 218e01833dd81586cec37f1684d5f5795072ee9b) with JIT compilation disabled, batch size of 512 samples

Target accuracy threshold is set at 98% on MNIST test set to ensure functional correctness alongside performance evaluation.

## 5.4 Measurement Procedure

Following the MLPerf Inference benchmark methodology [21], our measurement procedure consists of:

1. **Warm-up phase:** Execute 10 inference iterations to ensure steady-state operation and allow FPGA thermal equilibrium
2. **Latency measurement:**
  - Submit 1,024 sequential queries with single samples
  - Record end-to-end inference time for each query
  - Report 90th-percentile latency as the primary metric
3. **Throughput measurement:**
  - Submit batches of 512 samples continuously for 60 seconds minimum
  - Process at least 24,576 total samples per run
  - Calculate throughput as total samples divided by total time
4. **Multi-device scaling:**
  - Distribute inference workload across N devices ( $N = 1, 2, 4, 8, 16, 32, 40$ )
  - Measure aggregate throughput as sum of individual device throughputs
  - Calculate scaling efficiency relative to single-device performance

Each measurement is repeated 100 times, with the median value reported to minimize impact of outliers, following MLPerf’s guidance on statistical robustness [21].

## 6 Results and Analysis

**FPGA Implementation** We were unable to generate a working FPGA implementation for our design due to failing timing constraints caused by excessive combinational logic levels in the ALU component, as documented in the timing report in Appendix D. Consequently, we could not perform the planned benchmarks on the cluster.

**Functional Correctness** Despite the inability to deploy the design on the physical FPGA cluster, we confirmed functional correctness of the system using the Sciengines simulation environment through tests performing basic matrix multiplication operations, as detailed in Appendix C.

**User experience and programmability** The accelerator integrates with the framework through a standard interface, enabling users to describe neural network workloads using the Tinygrad frontend. Device selection requires only setting an environment variable to specify the Rivyera platform.

**Limitations and constraints** The accelerator’s memory architecture cannot exceed 512KB through vertical scaling, restricting compatible workloads to those within this memory footprint. The following floating-point operations are not implemented in the current design: sine, cosine, exp2, and log2. Models requiring these operations cannot be executed on this platform.

## 7 Discussion

This section analyzes the outcomes of our attempt to integrate Tinygrad with custom FPGA accelerators through a RISC-V-inspired architecture deployed on the RIVYERA S6-LX150 cluster. While the implementation achieved functional correctness in simulation and successfully demonstrated the mapping of Tinygrad’s primitive operations to hardware, critical timing constraint violations prevented deployment on physical FPGAs, limiting our ability to fully validate the proposed hypotheses.

### 7.1 Key Findings and Insights

The implementation demonstrates partial success in addressing the research questions. While we achieved functional correctness through simulation and successfully integrated Tinygrad operations with FPGA hardware at the architectural level, the inability to generate a working FPGA bitstream due to timing constraint violations prevented full experimental validation.

**Addressing RQ1 (Integration):** The research successfully demonstrated that Tinygrad’s primitive operations can be mapped to a RISC-V-inspired FPGA architecture. The compiler successfully translates Tinygrad’s UOp AST to assembly instructions, and simulation results confirm functional correctness for basic matrix multiplication operations. However, the hypothesis (H1) regarding seamless integration could not be fully validated due to the implementation challenges with the combinational ALU design.

**Addressing RQ2 (Scalability):** Without a working FPGA implementation, we could not evaluate the scalability across the RIVYERA cluster. The theoretical architecture supports multi-device deployment through Tinygrad’s existing multi-accelerator framework, but hypothesis (H2) remains unverified.

## 7.2 Design Tradeoffs and Decisions

The architecture prioritizes implementation simplicity and integration reliability over raw performance metrics. This design philosophy guided several key decisions: the scalar ALU architecture minimizes verification complexity compared to vector designs, the fixed 512KB memory eliminates complex memory management logic, and the direct mapping of Tinygrad operations to RISC-V instructions reduces the compiler complexity. These choices facilitate rapid prototyping and reduce potential sources of integration errors, aligning with the primary goal of demonstrating framework-accelerator integration.

**Critical Design Flaw:** The single-cycle combinational ALU implementation proved to be the primary obstacle. The timing analysis revealed excessive combinational logic levels that violated the Spartan-6 FPGA’s timing constraints. A multi-cycle pipelined ALU design would have addressed this issue by distributing the computational logic across multiple clock cycles, reducing the critical path length and enabling successful synthesis.

Several architectural alternatives were evaluated during the design phase:

**Memory architecture:** DDR3 memory integration would provide orders of magnitude higher capacity compared to the current 512KB BRAM limitation. However, this would require complex memory controllers and introduce variable latency that complicates the execution model.

**Computational units:** SIMD vectorized operations, common in contemporary accelerators, would increase throughput by processing multiple data elements simultaneously. The current scalar approach trades this performance benefit for reduced control logic complexity.

**Scaling strategies:** Inter-FPGA communication protocols could enable model weight distribution across multiple accelerators, overcoming the 512KB memory limitation of individual devices. This approach would partition large models across the FPGA cluster, with each device storing a subset of weights and intermediate activations. Implementation would require synchronization mechanisms for coordinating computation phases and high-bandwidth interconnects for transferring activations between pipeline stages.

**Tensor processing units:** Dedicated matrix multiplication circuits could accelerate common operations. Tinygrad’s architecture supports such extensions, but implementation would significantly increase design complexity.

**Design methodology:** Systematic design space exploration using automated tools could optimize the architecture parameters. The current manual approach prioritized rapid iteration over exhaustive optimization.

**Dynamic reconfiguration:** Runtime bitstream generation based on specific Tinygrad kernels could optimize resource usage for each workload. However, FPGA synthesis times (typically hours) make this approach impractical for dynamic workloads.

## 7.3 Limitations and Challenges

### Technical limitations encountered

The current implementation faces several critical constraints:

- **Timing closure failure:** The combinational ALU exceeded timing constraints on the Spartan-6 FPGA, preventing bitstream generation
- **Pipeline inefficiency:** The five-stage pipeline relies exclusively on NOP insertion for hazard resolution, introducing unnecessary stalls
- **Memory bandwidth limitations:** Restrict data movement between the accelerator and host system
- **Missing operations:** Absence of transcendental functions (sin, cos, exp2, log2) limits model compatibility

### Areas for improvement

A revised architecture addressing the timing closure issue would require:

- **Multi-cycle ALU:** Implementing a pipelined ALU that distributes floating-point operations across multiple clock cycles
- **Pipeline enhancements:** Dynamic hazard detection and forwarding paths to reduce NOP insertion overhead
- **Memory hierarchy:** Prefetching mechanisms and cache structures to improve data access patterns
- **Compiler optimizations:** Sophisticated instruction scheduling to minimize pipeline stalls and better utilize hardware resources

### Unresolved issues

The inability to deploy on physical hardware leaves several questions unanswered:

- Actual performance characteristics compared to CPU/GPU implementations
- Scaling efficiency across multiple FPGAs in the cluster

- Real-world bottlenecks in the host-FPGA communication interface

## 8 Conclusion and Future Work

This research investigated the feasibility of integrating the Tinygrad deep learning framework with specialized FPGA accelerators, seeking to demonstrate both seamless framework integration and cluster scalability. Although timing closure failures prevented physical deployment and empirical validation, the work establishes groundwork for framework-accelerator integration and identifies key architectural considerations for future FPGA-based deep learning implementations

### 8.1 Conclusion

This work explores the feasibility of integrating the Tinygrad framework with custom FPGA accelerators through a minimal RISC-V-inspired architecture. While the implementation successfully demonstrates the conceptual mapping of Tinygrad’s primitive operations to hardware and validates the framework’s potential for FPGA deployment, the inability to achieve timing closure on the Spartan-6 FPGA prevented empirical validation of our hypotheses.

The research provides valuable insights into the challenges of FPGA-based deep learning acceleration:

1. **Architectural simplicity vs. timing constraints:** The single-cycle combinational ALU, while conceptually simple, proved incompatible with FPGA timing requirements
2. **Framework integration feasibility:** Tinygrad’s minimal operation set successfully maps to RISC-V-like instructions, validating the framework’s suitability for hardware acceleration

Despite not achieving a working FPGA implementation, this project establishes groundwork for future framework-accelerator integration efforts and identifies critical design considerations for FPGA-based deep learning accelerators.

### 8.2 Future Work

Three primary directions emerge for extending this work:

**Immediate architectural revision:** The most critical next step involves redesigning the ALU as a multi-cycle pipelined unit. This would distribute the floating-point computation logic across multiple pipeline stages, ensuring timing closure on the target FPGA.

**Performance optimization:** Following successful FPGA deployment, optimizations should focus on:

- Pipeline forwarding mechanisms to reduce data hazards
- SIMD operations for parallel data processing
- Improved memory access patterns
- Dynamic instruction scheduling in the compiler

**Scaling mechanisms:** Developing inter-FPGA communication protocols to enable model partitioning across multiple devices, addressing the 512KB memory constraint. This includes:

- High-bandwidth interconnects between FPGAs
- Distributed memory management for model weights
- Synchronization protocols for coordinated computation
- Load balancing strategies across the cluster

## References

- [1] Martín Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, Manjunath Kudlur, Josh Levenberg, Rajat Monga, Sherry Moore, Derek G. Murray, Benoit Steiner, Paul Tucker, Vijay Vasudevan, Pete Warden, Martin Wicke, Yuan Yu, and Xiaoqiang Zheng. Tensorflow: a system for large-scale machine learning. In *Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation*, OSDI'16, page 265283, USA, 2016. USENIX Association.
- [2] Peter J. Ashenden. *The Designer's Guide to VHDL*. Morgan Kaufmann, Burlington, MA, 3rd edition, 2008.
- [3] Adrian M Caulfield, Eric S Chung, Andrew Putnam, Hari Angepat, Jeremy Fowers, Michael Haselman, Stephen Heil, Matt Humphrey, Puneet Kaur, Joo-Young Kim, et al. A cloud-scale acceleration architecture. In *2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, pages 1–13. IEEE, 2016.
- [4] Katherine Compton and Scott Hauck. Reconfigurable computing: A survey of systems and software. *ACM Computing Surveys (CSUR)*, 34(2):171–210, 2002.
- [5] Li Deng. The mnist database of handwritten digit images for machine learning research [best of the web]. *IEEE Signal Processing Magazine*, 29(6):141–142, 2012.

- 
- [6] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Delving deep into rectifiers: Surpassing human-level performance on imagenet classification. In *2015 IEEE International Conference on Computer Vision (ICCV)*, pages 1026–1034, 2015.
  - [7] Thomas Heller. ctypeslib. <https://github.com/trollabois/ctypeslib>, 2013.
  - [8] John L. Hennessy and David A. Patterson. *Computer Architecture: A Quantitative Approach*. Morgan Kaufmann, 6th edition, 2019.
  - [9] George Hotz. tinygrad - source. <https://github.com/tinygrad/tinygrad>, 2020. Accessed: 2025-04-06.
  - [10] George Hotz. the tiny corp raised \$5.1m, May 2023. Accessed: April 05, 2025.
  - [11] Cheah Hui Yan, Suhaib Fahmy, and Nachiket Kapre. On data forwarding in deeply pipelined soft processors. In *Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '15*, page 181189, New York, NY, USA, 2015. Association for Computing Machinery.
  - [12] IEEE. Ieee standard vhdl language reference manual. Ieee std 1076-2008, Institute of Electrical and Electronics Engineers, New York, NY, 2008.
  - [13] D.A. Kearney and G. Veldman. A concurrent multi-bank memory arbiter for dynamic ip cores using idle skip round robin. In *Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)*, pages 411–414, 2003.
  - [14] Steve Kilts. *Advanced FPGA Design: Architecture, Implementation, and Optimization*. Wiley-IEEE Press, Hoboken, NJ, 2007.
  - [15] Diederik P. Kingma and Jimmy Ba. Adam: A method for stochastic optimization, 2017.
  - [16] Erik Lindholm, John Nickolls, Stuart Oberman, and John Montrym. Nvidia tesla: A unified graphics and computing architecture. *IEEE Micro*, 28(2):39–55, 2008.
  - [17] mesozoic egg. tinygrad-notes. <https://github.com/mesozoic-egg/tinygrad-notes>, 2025. Accessed: 2025-04-06.
  - [18] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Köpf, Edward Yang, Zach DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. *PyTorch: an imperative style, high-performance deep learning library*. Curran Associates Inc., Red Hook, NY, USA, 2019.

- 
- [19] Massimiliano Poletto and Vivek Sarkar. Linear scan register allocation. *ACM Trans. Program. Lang. Syst.*, 21(5):895913, September 1999.
- [20] Jiantao Qiu, Jie Wang, Song Yao, Kaiyuan Guo, Boxun Li, Erjin Zhou, Jincheng Yu, Tianqi Tang, Ningyi Xu, Sen Song, Yu Wang, and Huazhong Yang. Going deeper with embedded fpga platform for convolutional neural network. In *Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '16, page 2635, New York, NY, USA, 2016. Association for Computing Machinery.
- [21] Vijay Janapa Reddi, Christine Cheng, David Kanter, Peter Mattson, Guenther Schmuelling, Carole-Jean Wu, Brian Anderson, Maximilien Breughe, Mark Charlebois, William Chou, Ramesh Chukka, Cody Coleman, Sam Davis, Pan Deng, Greg Diamos, Jared Duke, Dave Fick, J. Scott Gardner, Itay Hubara, Sachin Idgunji, Thomas B. Jablin, Jeff Jiao, Tom St. John, Pankaj Kanwar, David Lee, Jeffery Liao, Anton Lokhmotov, Francisco Massa, Peng Meng, Paulius Micikevicius, Colin Osborne, Gennady Pekhimenko, Arun Tejusve Raghunath Rajan, Dilip Sequeira, Ashish Sirasao, Fei Sun, Hanlin Tang, Michael Thomson, Frank Wei, Ephrem Wu, Lingjie Xu, Koichi Yamada, Bing Yu, George Yuan, Aaron Zhong, Peizhao Zhang, and Yuchen Zhou. Mlperf inference benchmark. In *2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)*, pages 446–459, 2020.
- [22] Werner Florian Samayoa, Maria Liz Crespo, Andres Cicuttin, and Sergio Carrato. A survey on fpga-based heterogeneous clusters architectures. *IEEE Access*, 11:67679–67706, 2023.
- [23] SciEngines GmbH. *RIVYERA S6-LX150: 128 FPGA Next Generation Reconfigurable Computer*. SciEngines GmbH, Kiel, Germany, June 2017. Datasheet, Revision 3.8.
- [24] Kuen Hung Tsoi and Wayne Luk. Axel: a heterogeneous cluster with fpgas and gpus. In *Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays*, FPGA '10, page 115124, New York, NY, USA, 2010. Association for Computing Machinery.
- [25] Stylianos I. Venieris, Alexandros Kouris, and Christos-Savvas Bouganis. Toolflows for mapping convolutional neural networks on fpgas: A survey and future directions. *ACM Comput. Surv.*, 51(3), June 2018.
- [26] Erwei Wang, James J. Davis, Peter Y. K. Cheung, and George A. Constantinides. LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference. *IEEE Transactions on Computers*, 69(12):1795–1808, December 2020.

- [27] Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. Sonicboom: The 3rd generation berkeley out-of-order machine. May 2020.

## Overview of Tools Used

This thesis was prepared with the assistance of Anthropic’s Claude AI assistant in the following capacities:

### Research and Writing Assistance:

- Section 1 – Introduction
- Section 2 – Background and Related Work
- Section 4 – System Design and Implementation
- Section 5 – Evaluation Methodology
- Section 6 – Results and Analysis
- Section 7 – Discussion
- Section 8 – Conclusion

### Code Implementation:

- VHDL hardware descriptions provided in the appendices
- Python backend integration code for tinygrad

### Editorial Support:

- Grammar correction and stylistic guidance throughout the thesis
- Academic writing standards and formatting assistance

## A Appendix A: Detailed VHDL Implementation

### A.1 Top-Level Module Implementation

---

```

1 ---
2 -- Project: rivyera-accelerator
3 -- File:    rivyera_accelerator_main.vhd
4 -- Description: Top level module for rivyera accelerator
5 ---
6 library ieee;
7 use work.sciengines_api_types.all;
8 use ieee.STD_LOGIC_1164.all;
```

```

9 use ieee.numeric_std.all;
10 use work.types_pkg.all;
11 use work.isa_pkg.all;
12 use work.shared_memory_types.all;
13
14 library UNISIM;
15 use UNISIM.VComponents.all;
16
17 entity rivyera_accelerator_main is
18     generic (
19         NUM_LEDS : integer
20     );
21     port (
22         -- API PORTS
23         api_clk_in      : in    std_logic;
24         api_rst_in      : in    std_logic;
25         api_led_out     : out    seBusFlag_type(NUM_LEDS-1 downto 0) := (others => '0');
26         api_hw_rev_in   : in    seHwRev_type;
27         -- ADDRESS PORTS
28         api_self_contr_in : in    seFlag_type;
29         api_next_contr_in : in    seSlotAddr_type;
30         api_prev_contr_in : in    seSlotAddr_type;
31         api_self_slot_in  : in    seSlotAddr_type;
32         api_self_fpga_in  : in    seFpgaAddr_type;
33         -- OUTPUT REGISTER PORTS
34         api_o_clk_out    : out    std_logic;
35         api_o_rfd_in     : in    seFlag_type;
36         api_o_tgt_slot_out : out    seSlotAddr_type := (others => '0');
37         api_o_tgt_fpga_out : out    seFpgaAddr_type := (others => '0');
38         api_o_tgt_reg_out : out    seRegAddr_type := (others => '0');
39         api_o_tgt_cmd_out : out    seCmd_type := CMD_WR;
40         api_o_src_reg_out : out    seRegAddr_type := (others => '0');
41         api_o_src_cmd_out : out    seCmd_type := CMD_WR;
42         api_o_data_out   : out    seData_type := (others => '0');
43         api_o_wr_en_out  : out    seFlag_type := '0';
44         -- INPUT REGISTER PORTS
45         api_i_clk_out    : out    std_logic;
46         api_i_src_slot_in : in    seSlotAddr_type;
47         api_i_src_fpga_in : in    seFpgaAddr_type;
48         api_i_src_reg_in  : in    seRegAddr_type;
49         api_i_src_cmd_in  : in    seCmd_type;
50         api_i_tgt_reg_in  : in    seRegAddr_type;
51         api_i_tgt_cmd_in  : in    seCmd_type;
52         api_i_data_in     : in    seData_type;
53         api_i_empty_in    : in    seFlag_type;
54         api_i_am_empty_in : in    seFlag_type;
55         api_i_rd_en_out   : out    seFlag_type := '0';
56     );

```

```

57 end entity rivyera_accelerator_main;
58
59 architecture clean_behave of rivyera_accelerator_main is
60     -- Clock connections
61     signal api_i_clk : std_logic;
62     signal api_o_clk : std_logic;
63
64     -- API control signals
65     signal api_i_rd_en : seFlag_type := '0';
66     signal api_o_wr_en : seFlag_type := '0';
67
68     -- Command constants (matching Python)
69     constant CMD_READ   : std_logic_vector(7 downto 0) := x"01";
70     constant CMD_WRITE  : std_logic_vector(7 downto 0) := x"02";
71     constant CMD_EXECUTE : std_logic_vector(7 downto 0) := x"03";
72     constant CMD_STATUS  : std_logic_vector(7 downto 0) := x"04";
73     constant CMD_LOAD_KERNEL : std_logic_vector(7 downto 0) := x"05";
74
75     constant EXECUTION_STATUS_NOT_COMPLETED : std_logic_vector(63 downto 0) :=
76         ↪ x"0000000000000000";
77
78     constant EXECUTION_STATUS_COMPLETED : std_logic_vector(63 downto 0) :=
79         ↪ x"0000000000000001";
80
81     -- Status constants
82     constant STATUS_OK      : std_logic_vector(63 downto 0) := x"0000000000000001";
83     constant STATUS_ERROR : std_logic_vector(63 downto 0) := x"00000000000000FF";
84
85     -- State machine
86     type state_t is (
87         IDLE,           -- Waiting for command
88         READ_CMD,       -- Reading command parameters
89         PROCESS_CMD,    -- Processing the command
90         WAIT_CYCLES,    -- Wait for some cycles
91         WAIT_MEM_OP,
92         SEND_RESPONSE   -- Sending response
93     );
94     signal state : state_t := IDLE;
95
96     -- Generic wait cycle management
97     signal wait_cycles_remaining : integer range 0 to 15 := 0; -- Countdown
98     signal wait_next_state : state_t := IDLE; -- What state to go to after waiting
99
100     -- Command processing signals
101     signal cmd_buffer : std_logic_vector(7 downto 0) := (others => '0');
102     signal param1, param2, param3 : std_logic_vector(63 downto 0) := (others => '0');
103     signal param_count : integer := 0;
104     signal params_needed : integer := 0;

```

```

102
103 -- Response signals
104 signal response_data : seData_type := (others => '0');
105 signal response_ready : std_logic := '0';
106
107 -- Kernel load signals
108 signal inst_load_enable : std_logic;
109 signal inst_load_addr : std_logic_vector(15 downto 0) := (others => '0');
110 signal inst_load_data : std_logic_vector(31 downto 0) := (others => '0');
111
112 -- Kernel execution control
113 signal kernel_exec_id : integer := -1;
114 signal kernel_execute_en : std_logic;
115 signal kernel_cores_en : std_logic_vector(NUM_THREADS-1 downto 0);
116 signal kernel_context_rst : std_logic;
117 signal kernel_core_halted : std_logic_vector(NUM_THREADS-1 downto 0) := (others => '0');
118
119 -- Shared memory signals
120 signal shared_mem_addr : std_logic_vector(SHARED_MEM_ADDR_WIDTH-1 downto 0) := (others
    => '0');
121 signal shared_mem_data_in : std_logic_vector(31 downto 0);
122 signal shared_mem_data_out : std_logic_vector(31 downto 0);
123 signal shared_mem_data_out_reg : std_logic_vector(31 downto 0);
124 signal shared_mem_re : std_logic;
125 signal shared_mem_we : std_logic;
126 signal shared_mem_complete : std_logic;
127 signal shared_mem_stall : std_logic;
128
129 -- Current operation context
130 signal current_offset : integer := 0;
131 signal transfer_count : integer := 0;
132 signal transfer_index : integer := 0;
133 signal current_word_half : integer range 0 to 1 := 0;
134 signal current_kernel_load_index : integer := 0;
135
136 -- Array type to hold last 10 sent words
137 type sent_words_array_t is array(0 to 9) of seData_type;
138 signal last_sent_words : sent_words_array_t := (others => (others => '0'));
139 signal sent_words_index : integer range 0 to 9 := 0;
140 signal total_sent_words : integer := 0;
141 begin
142 -- Clock domain assignments
143 api_i_clk <= api_clk_in;
144 api_o_clk <= api_clk_in;
145 api_i_clk_out <= api_i_clk;
146 api_o_clk_out <= api_o_clk;
147
148 -- Route control signals

```

```

149  api_i_rd_en_out <= api_i_rd_en;
150  api_o_wr_en_out <= api_o_wr_en;
151
152  -- LED indicators
153  api_led_out(0) <= '1' when state /= IDLE else '0';
154  api_led_out(1) <= '1' when response_ready = '1' else '0';
155  gen_unused_leds: if NUM_LEDS > 2 generate
156      api_led_out(NUM_LEDS-1 downto 2) <= (others => '0');
157  end generate;
158
159  -- Instantiate multi_core_system
160  multi_core_system: entity work.multi_core_system
161  port map (
162      clk      => api_clk_in,
163      rst      => kernel_context_rst,
164
165      -- Simple control
166      system_enable => kernel_execute_en,
167      cores_enabled_in => kernel_cores_en,
168
169      -- Instruction loading (broadcast to all cores)
170      inst_load_enable => inst_load_enable,
171      inst_load_addr   => inst_load_addr,
172      inst_load_data   => inst_load_data,
173
174      -- Control outputs
175      core_halted => kernel_core_halted,
176      -- debug_core_pcs : out std_logic_vector(NUM_CORES*16-1 downto 0);
177
178      -- External memory interface
179      ext_mem_addr      => shared_mem_addr,
180      ext_mem_data_in   => shared_mem_data_in,
181      ext_mem_we        => shared_mem_we,
182      ext_mem_re        => shared_mem_re,
183      ext_mem_data_out  => shared_mem_data_out,
184      ext_mem_complete  => shared_mem_complete,
185      ext_mem_stall     => shared_mem_stall
186  );
187
188  -- Main state machine process
189  main_proc : process(api_clk_in)
190      variable v_offset : integer;
191      variable v_length : integer;
192      variable v_kernel_exec_id : integer;
193      variable v_kernel_cores_en : integer;
194      variable v_kernel_exec_completed : boolean;
195
196      -- Procedure to start waiting for a specified number of cycles

```

```

197     procedure wait_cycles(cycles : integer; next_state : state_t) is
198     begin
199         wait_cycles_remaining <= cycles;
200         wait_next_state <= next_state;
201         state <= WAIT_CYCLES;
202     end procedure;
203
204     procedure wait_mem_op(next_state : state_t) is
205     begin
206         wait_next_state <= next_state;
207         state <= WAIT_MEM_OP;
208     end procedure;
209 begin
210     if rising_edge(api_clk_in) then
211         -- Default assignments
212         api_i_rd_en <= '0';
213         api_o_wr_en <= '0';
214         inst_load_enable <= '0';
215         kernel_context_rst <= '0';
216
217         -- Output addressing (echo back to sender)
218         api_o_tgt_slot_out <= api_i_src_slot_in;
219         api_o_tgt_fpga_out <= api_i_src_fpga_in;
220         api_o_tgt_reg_out <= api_i_src_reg_in;
221         api_o_tgt_cmd_out <= api_i_src_cmd_in;
222         api_o_src_reg_out <= api_i_tgt_reg_in;
223         api_o_src_cmd_out <= api_i_tgt_cmd_in;
224
225
226         if api_rst_in = '1' then
227             -- Reset everything
228             state <= IDLE;
229             response_ready <= '0';
230         else
231             case state is
232             when IDLE =>
233                 -- Check for incoming data
234                 if api_i_empty_in = '0' then
235                     -- Read the command byte
236                     cmd_buffer <= api_i_data_in(7 downto 0);
237                     api_i_rd_en <= '1';
238                     param_count <= 0;
239
240                     -- For now - always work with a default starting params_needed of 3
241                     params_needed <= 3;
242
243                     state <= READ_CMD;
244                     wait_cycles(2, READ_CMD);

```

```

245     end if;
246 when WAIT_CYCLES =>
247     -- Generic cycle waiting state
248     if wait_cycles_remaining > 0 then
249         wait_cycles_remaining <= wait_cycles_remaining - 1;
250     else
251         -- Wait complete, go to next state
252         state <= wait_next_state;
253     end if;
254 when WAIT_MEM_OP =>
255     shared_mem_we <= '0';
256     shared_mem_re <= '0';
257     if shared_mem_complete = '1' then
258         shared_mem_data_out_reg <= shared_mem_data_out;
259         state <= wait_next_state;
260     end if;
261 when READ_CMD =>
262     -- Read command parameters
263     if param_count < params_needed then
264         if api_i_empty_in = '0' then
265             if param_count < 3 then
266                 -- Reading initial parameters
267                 case param_count is
268                     when 0 => param1 <= api_i_data_in;
269                     when 1 => param2 <= api_i_data_in;
270                     when 2 => param3 <= api_i_data_in;
271                     when others => null;
272                 end case;
273                 param_count <= param_count + 1;
274                 api_i_rd_en <= '1';
275                 wait_cycles(2, READ_CMD);
276             else
277                 -- Reading data for write buffer operation
278                 if cmd_buffer = CMD_WRITE then
279                     -- Write data directly to shared memory
280                     -- report "datain on write " & to_hstring(api_i_data_in);
281                     -- report "Initiating write on " & integer'image((current_offset
282                     ↪ + transfer_index)*2+current_word_half);
283                     -- report "Writing data " &
284                     ↪ to_hstring(api_i_data_in(64-1-32*(1-current_word_half)
285                     ↪ downto 32*current_word_half));
286                     shared_mem_data_in <=
287                     ↪ api_i_data_in(64-1-32*(1-current_word_half) downto
288                     ↪ 32*current_word_half);
289                     shared_mem_we <= '1';
290                     shared_mem_addr <= std_logic_vector(to_unsigned((current_offset
291                     ↪ + transfer_index)*2+current_word_half,
292                     ↪ SHARED_MEM_ADDR_WIDTH));

```

```

286         if current_word_half = 1 then
287             api_i_rd_en <= '1';
288             param_count <= param_count + 1;
289             transfer_index <= transfer_index + 1;
290         end if;
291         current_word_half <= 1-current_word_half;
292         wait_mem_op(READ_CMD);
293     end if;
294 end if;
295 end if;
296 else
297     case cmd_buffer is
298     when CMD_LOAD_KERNEL =>
299         v_offset := to_integer(unsigned(param1(31 downto 0)));
300         v_length := to_integer(unsigned(param2(31 downto 0)));
301         shared_mem_addr <= std_logic_vector(to_unsigned(v_offset*2,
302             ↪ SHARED_MEM_ADDR_WIDTH));
303         shared_mem_re <= '1';
304         current_kernel_load_index <= 0;
305         wait_mem_op(PROCESS_CMD);
306     when others =>
307         -- All parameters read, process command
308         state <= PROCESS_CMD;
309     end case;
310 end if;
311 when PROCESS_CMD =>
312     -- Process the command
313     case cmd_buffer is
314     when CMD_READ =>
315         -- Setup for read operation
316         v_offset := to_integer(unsigned(param1(31 downto 0)));
317         v_length := to_integer(unsigned(param2(31 downto 0)));
318
319         current_offset <= v_offset;
320         current_word_half <= 0;
321         transfer_count <= (v_length+7)/8;
322         transfer_index <= 0;
323
324         -- Initiate first read
325         -- report "Initiating read on " & integer'image(v_offset*2);
326         shared_mem_addr <= std_logic_vector(to_unsigned(v_offset*2,
327             ↪ SHARED_MEM_ADDR_WIDTH));
328         shared_mem_re <= '1';
329
330         -- Send status first
331         response_data <= STATUS_OK;

```

```

331         response_ready <= '1';
332
333         wait_mem_op(SEND_RESPONSE);
334     when CMD_WRITE =>
335         -- Setup for write operation
336         v_offset := to_integer(unsigned(param1(31 downto 0)));
337         v_length := to_integer(unsigned(param2(31 downto 0)));
338         if param_count = 3 then
339             -- Just finished reading parameters, setup for data reading
340             current_offset <= v_offset;
341             current_word_half <= 0;
342             transfer_count <= (v_length+7)/8;
343             transfer_index <= 0;
344             -- report "Data in on write start " & to_hstring(api_i_data_in);
345             -- Continue reading data to write
346             wait_cycles(1, READ_CMD);
347             params_needed <= (v_length+7)/8 + params_needed;
348         else
349             -- Finished reading all data, send response
350             response_data <= STATUS_OK;
351             response_ready <= '1';
352             state <= SEND_RESPONSE;
353         end if;
354     when CMD_LOAD_KERNEL =>
355         v_offset := to_integer(unsigned(param1(31 downto 0))); -- Address in
356         -- 8-byte words
357         v_length := to_integer(unsigned(param2(31 downto 0))); -- Length in
358         -- bytes
359         -- Load instruction
360         if current_kernel_load_index < v_length / 4 then
361             inst_load_enable <= '1';
362             inst_load_data <= shared_mem_data_out_reg;
363             inst_load_addr <=
364                 -- std_logic_vector(to_unsigned(current_kernel_load_index,
365                 -- 16));
366         else
367             response_data <= STATUS_OK;
368             response_ready <= '1';
369             state <= SEND_RESPONSE;
370         end if;
371         if current_kernel_load_index + 1 < v_length / 4 then
372             -- Prepare fetch for next instruction
373             shared_mem_addr <= std_logic_vector(to_unsigned(v_offset*2 +
374                 -- current_kernel_load_index + 1, SHARED_MEM_ADDR_WIDTH));
375             shared_mem_re <= '1';
376             wait_mem_op(PROCESS_CMD);
377         end if;

```

```

373         current_kernel_load_index <= current_kernel_load_index + 1;
374     when CMD_EXECUTE =>
375         if kernel_execute_en = '1' and kernel_core_halted = kernel_cores_en
376             ↪ then
377             -- Reset multicore system, prepare for execution
378             kernel_execute_en <= '0';
379             kernel_context_rst <= '1';
380             wait_cycles(1, PROCESS_CMD);
381         elsif kernel_execute_en = '1' then
382             -- Execution still in progress, send failure response
383             response_data <= STATUS_ERROR;
384             response_ready <= '1';
385             state <= SEND_RESPONSE;
386         else
387             -- Start execution, send success response
388             v_kernel_exec_id := to_integer(signed(param1(31 downto 0)));
389             v_kernel_cores_en := to_integer(signed(param2(31 downto 0)));
390             kernel_exec_id <= v_kernel_exec_id;
391             kernel_execute_en <= '1';
392             for i in 0 to NUM_THREADS-1 loop
393                 if i < v_kernel_cores_en then
394                     kernel_cores_en(i) <= '1';
395                 else
396                     kernel_cores_en(i) <= '0';
397                 end if;
398             end loop;
399             response_data <= STATUS_OK;
400             response_ready <= '1';
401             state <= SEND_RESPONSE;
402         end if;
403     when CMD_STATUS =>
404         v_kernel_exec_id := to_integer(signed(param1(31 downto 0)));
405         v_kernel_exec_completed := kernel_exec_id = v_kernel_exec_id and
406             ↪ kernel_core_halted = kernel_cores_en;
407         transfer_index <= 0;
408         response_data <= STATUS_OK;
409         response_ready <= '1';
410         state <= SEND_RESPONSE;
411     when others =>
412         -- report "UNKOWN COMMAND PROCESSED";
413         -- Unknown command
414         response_data <= STATUS_OK; -- Be permissive for now
415         response_ready <= '1';
416         state <= SEND_RESPONSE;
417 end case;

```

```

418
419     when SEND_RESPONSE =>
420         -- Send response
421         if api_o_rfd_in = '1' then
422             api_o_data_out <= response_data;
423             api_o_wr_en <= response_ready;
424             response_ready <= '0';
425
426             if cmd_buffer = CMD_READ and transfer_index < transfer_count then
427                 -- Precondition: shared_mem_data_out_reg contains the data for the
428                 ↪ present transfer_index and current_word_half
429                 if transfer_index < transfer_count - current_word_half then
430                     report "Initiating read on " & integer'image((current_offset +
431                     ↪ transfer_index + current_word_half)*2 +
432                     ↪ 1-current_word_half);
433                     shared_mem_addr <= std_logic_vector(to_unsigned((current_offset +
434                     ↪ transfer_index + current_word_half)*2 +
435                     ↪ 1-current_word_half, SHARED_MEM_ADDR_WIDTH));
436                     shared_mem_re <= '1';
437                     wait_mem_op(SEND_RESPONSE);
438                 end if;
439                 report "Sending out response data " &
440                 ↪ to_hstring(shared_mem_data_out_reg);
441                 response_data(64-1-32*(1-current_word_half) downto
442                 ↪ 32*current_word_half) <= shared_mem_data_out_reg;
443                 if current_word_half = 1 then
444                     api_o_data_out <= shared_mem_data_out_reg & response_data(31
445                     ↪ downto 0);
446                     api_o_wr_en <= '1';
447                 end if;
448                 transfer_index <= transfer_index+current_word_half;
449                 current_word_half <= 1-current_word_half;
450             elsif cmd_buffer = CMD_STATUS and transfer_index = 0 then
451                 if v_kernel_exec_completed then
452                     response_data <= EXECUTION_STATUS_COMPLETED;
453                 else
454                     response_data <= EXECUTION_STATUS_NOT_COMPLETED;
455                 end if;
456                 response_ready <= '1';
457                 transfer_index <= 1;
458             else
459                 -- Done sending
460                 state <= IDLE;
461             end if;
462         end if;
463     end case;
464 end if;

```

---

```

457     end if;
458 end process;
459
460 track_send_proc : process(api_clk_in) begin
461     if rising_edge(api_clk_in) then
462         if api_o_wr_en = '1' then
463             total_sent_words <= total_sent_words + 1;
464             -- if cmd_buffer = CMD_EXECUTE then
465             --     report "SENDING WORD FOR CMD_EXECUTE";
466             -- elsif cmd_buffer = CMD_LOAD_KERNEL then
467             --     report "SENDING WORD FOR CMD_LOAD_KERNEL";
468             -- elsif cmd_buffer = CMD_STATUS then
469             --     report "SENDING WORD FOR CMD_STATUS";
470             -- elsif cmd_buffer = CMD_READ then
471             --     report "SENDING WORD FOR CMD_READ: " & to_hstring(response_data);
472             -- elsif cmd_buffer = CMD_WRITE then
473             --     report "SENDING WORD FOR CMD_READ: " & to_hstring(response_data);
474             -- else
475             --     report "SENDING WORD FOR MISC CMD" & to_hstring(response_data);
476             -- end if;
477             -- Track the sent word in circular buffer
478             -- report "Sending out response word " & to_hstring(response_data);
479             last_sent_words(sent_words_index) <= response_data;
480             if sent_words_index = 9 then
481                 sent_words_index <= 0; -- Wrap around
482             else
483                 sent_words_index <= sent_words_index + 1;
484             end if;
485         end if;
486     end if;
487 end process;
488 end architecture clean_behave;

```

---

## A.2 Compute Core Implementation

---

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use work.types_pkg.all;
5 use work.isa_pkg.all;
6 use work.shared_memory_types.all;
7
8 entity compute_core is
9     generic (
10         NUM_BANKS      : integer := SHARED_MEM_BANKS;    -- Number of memory banks
11         BANK_SIZE      : integer := SHARED_MEM_BANK_SIZE  -- Words per bank

```

```

12 );
13 port (
14     clk          : in  std_logic;
15     rst          : in  std_logic;
16
17     -- Control signals
18     core_id       : in  integer range 0 to NUM_THREADS-1;
19     core_enable   : in  std_logic; -- Enable core execution
20     core_halt     : out std_logic; -- Core has halted
21
22     -- Instruction loading interface
23     inst_load_enable : in  std_logic;
24     inst_load_addr  : in  std_logic_vector(15 downto 0);
25     inst_load_data  : in  instruction_t;
26
27     -- External data memory interface (for shared memory)
28     -- Since we're single-threaded, we only use index 0 of the arrays
29     ext_mem_addr    : out std_logic_vector(SHARED_MEM_ADDR_WIDTH-1 downto 0);
30     ext_mem_data_out : out std_logic_vector(31 downto 0);
31     ext_mem_we      : out std_logic;
32     ext_mem_re      : out std_logic;
33     ext_mem_data_in : in  std_logic_vector(31 downto 0);
34     ext_mem_complete : in  std_logic;
35     ext_mem_stall   : in  std_logic;
36
37     -- Debug outputs (optional)
38     debug_pc       : out pc_t;
39     debug_inst     : out instruction_t;
40     debug_inst_valid : out std_logic;
41     debug_mem_inst_valid : out std_logic
42 );
43 end entity compute_core;
44
45 architecture rtl of compute_core is
46     -- Control signals
47     signal core_enable_reg : std_logic;
48
49     -- Pipeline stage interconnect signals
50     -- IF -> ID
51     signal if_instruction : instruction_t;
52     signal if_inst_valid  : std_logic;
53     signal if_thread_id   : thread_id_t;
54     signal if_inst_pc     : pc_t;
55
56     -- ID -> EX
57     signal id_opcode      : std_logic_vector(5 downto 0);
58     signal id_rd_addr     : reg_addr_t := (others => '0');
59     signal id_rs1_addr    : reg_addr_t := (others => '0');

```

```

60  signal id_rs2_addr      : reg_addr_t := (others => '0');
61  signal id_rs3_addr      : reg_addr_t := (others => '0');
62  signal id_immediate     : std_logic_vector(15 downto 0);
63  signal id_reg_write_en  : std_logic;
64  signal id_mem_read      : std_logic;
65  signal id_mem_write     : std_logic;
66  signal id_branch       : std_logic;
67  signal id_alu_op        : std_logic_vector(5 downto 0);
68  signal id_alu_src_imm   : std_logic;
69  signal id_thread_id     : thread_id_t;
70  signal id_inst_valid    : std_logic;
71  signal id_inst_pc      : pc_t;
72
73  -- EX -> MEM
74  signal ex_alu_result    : reg_data_t;
75  signal ex_mem_addr      : reg_data_t;
76  signal ex_mem_data      : reg_data_t;
77  signal ex_rd_addr       : reg_addr_t;
78  signal ex_reg_write_en  : std_logic := '0';
79  signal ex_halt_out      : std_logic := '0';
80  signal ex_mem_read      : std_logic := '0';
81  signal ex_mem_write     : std_logic := '0';
82  signal ex_thread_id     : thread_id_t;
83  signal ex_inst_valid    : std_logic := '0';
84
85  -- MEM -> WB
86  signal mem_wb_data      : reg_data_t;
87  signal mem_rd_addr      : reg_addr_t;
88  signal mem_reg_write_en : std_logic;
89  signal mem_thread_id    : thread_id_t;
90  signal mem_inst_valid   : std_logic;
91
92  -- Register file interface
93  signal rf_rs1_data      : reg_data_t;
94  signal rf_rs2_data      : reg_data_t;
95  signal rf_rd_data       : reg_data_t;
96  signal rf_wr_enable     : std_logic;
97  signal rf_wr_addr       : reg_addr_t := (others => '0');
98  signal rf_wr_data       : reg_data_t;
99  signal rf_thread_id     : thread_id_t;
100
101  -- PC Manager interface
102  signal pc_current       : pc_t := (others => '0');
103  signal pc_inc           : std_logic;
104  signal pc_branch_taken  : std_logic;
105  signal pc_branch_target : pc_t;
106
107  -- Forwarding paths

```

```

108     signal fwd_mem_data      : reg_data_t;
109     signal fwd_mem_addr     : reg_addr_t;
110     signal fwd_mem_valid    : std_logic;
111     signal fwd_wb_data      : reg_data_t;
112     signal fwd_wb_addr     : reg_addr_t;
113     signal fwd_wb_valid    : std_logic;
114
115     -- Pipeline control signals
116     signal stall_if        : std_logic;
117     signal stall_id        : std_logic;
118     signal stall_ex        : std_logic;
119     signal stall_mem       : std_logic;
120     signal stall_wb        : std_logic;
121     signal flush_if        : std_logic;
122     signal flush_id        : std_logic;
123     signal flush_ex        : std_logic;
124     signal flush_mem       : std_logic;
125     signal flush_wb        : std_logic;
126
127     -- Hazard detection signals
128     signal load_use_hazard : std_logic;
129     signal mem_stall_out   : std_logic;
130     signal global_stall    : std_logic;
131
132     -- Shared memory interface adaptation
133     signal mem_addr_array  : addr_array_t;
134     signal mem_data_in_array : data_array_t;
135     signal mem_we_array    : std_logic_vector(NUM_THREADS-1 downto 0);
136     signal mem_re_array    : std_logic_vector(NUM_THREADS-1 downto 0);
137     signal mem_data_out_array : data_array_t;
138     signal mem_complete_array : std_logic_vector(NUM_THREADS-1 downto 0);
139     signal mem_stall_array  : std_logic_vector(NUM_THREADS-1 downto 0);
140
141 begin
142     -- Control signals
143     core_enable_reg <= core_enable and not ex_halt_out;
144
145     -- Debug outputs
146     debug_pc <= pc_current;
147     debug_inst <= if_instruction;
148     debug_inst_valid <= if_inst_valid;
149     debug_mem_inst_valid <= mem_inst_valid;
150
151     -- Hazard detection logic
152     -- Load-use hazard: EX stage needs data that ID stage is loading
153     load_use_hazard <= '1' when (id_inst_valid = '1' and ex_inst_valid = '1' and
154     ↪   ex_mem_read = '1' and
155     ((id_rs1_addr = ex_rd_addr and unsigned(id_rs1_addr) /= 0) or

```

```

155             (id_rs2_addr = ex_rd_addr and unsigned(id_rs2_addr) /= 0
               ↪ and id_alu_src_imm = '0'))))
156         else '0';
157
158     -- Global stall signal (memory stall affects entire pipeline)
159     global_stall <= mem_stall_out;
160
161     -- Pipeline stall logic
162     stall_if <= global_stall or load_use_hazard;
163     stall_id <= global_stall or load_use_hazard;
164     stall_ex <= global_stall;
165     stall_mem <= global_stall;
166     stall_wb <= global_stall;
167
168     -- Pipeline flush logic (flush on branch taken)
169     flush_if <= pc_branch_taken;
170     flush_id <= pc_branch_taken;
171     flush_ex <= '0'; -- Don't flush EX and later stages
172     flush_mem <= '0';
173     flush_wb <= '0';
174
175     -- PC increment control
176     pc_inc <= core_enable_reg and if_inst_valid and not stall_if and not pc_branch_taken;
177
178     -- Instantiate PC Manager
179     pc_manager_inst: entity work.pc_manager
180     port map (
181         clk          => clk,
182         rst          => rst,
183         thread_id    => core_id,
184         pc_out       => pc_current,
185         pc_inc       => pc_inc,
186         pc_branch    => pc_branch_taken,
187         pc_target    => pc_branch_target,
188         thread_enable => core_enable_reg
189     );
190
191     -- Instantiate Instruction Fetch stage
192     if_stage: entity work.instruction_fetch
193     port map (
194         clk          => clk,
195         rst          => rst,
196         thread_id    => core_id,
197         thread_valid => core_enable_reg,
198         pc_in        => pc_current,
199         instruction_out => if_instruction,
200         inst_valid   => if_inst_valid,
201         inst_pc      => if_inst_pc,

```

```

202     load_enable    => inst_load_enable,
203     load_addr      => inst_load_addr,
204     load_data      => inst_load_data,
205     stall          => stall_if,
206     flush          => flush_if
207 );
208
209 -- Thread ID passthrough for IF stage
210 if_thread_id <= core_id;
211
212 -- Instantiate Instruction Decode stage
213 id_stage: entity work.instruction_decoder
214 port map (
215     clk            => clk,
216     rst            => rst,
217     pc_in          => if_inst_pc,
218     instruction_in  => if_instruction,
219     inst_valid_in  => if_inst_valid,
220     thread_id_in   => if_thread_id,
221     opcode         => id_opcode,
222     rd_addr        => id_rd_addr,
223     rs1_addr       => id_rs1_addr,
224     rs2_addr       => id_rs2_addr,
225     rs3_addr       => id_rs3_addr,
226     immediate      => id_immediate,
227     reg_write_en   => id_reg_write_en,
228     mem_read       => id_mem_read,
229     mem_write      => id_mem_write,
230     branch         => id_branch,
231     alu_op         => id_alu_op,
232     alu_src_imm    => id_alu_src_imm,
233     thread_id_out  => id_thread_id,
234     inst_valid_out => id_inst_valid,
235     inst_pc        => id_inst_pc,
236     stall          => stall_id,
237     flush          => flush_id
238 );
239
240 -- Instantiate Execute stage
241 ex_stage: entity work.execute_stage
242 port map (
243     clk            => clk,
244     rst            => rst,
245     opcode_in      => id_opcode,
246     rd_addr_in     => id_rd_addr,
247     rs1_addr_in    => id_rs1_addr,
248     rs2_addr_in    => id_rs2_addr,
249     rs3_addr_in    => id_rs3_addr,

```

```

250     immediate_in    => id_immediate,
251     reg_write_en_in => id_reg_write_en,
252     mem_read_in     => id_mem_read,
253     mem_write_in    => id_mem_write,
254     branch_in       => id_branch,
255     alu_op_in       => id_alu_op,
256     alu_src_imm_in  => id_alu_src_imm,
257     thread_id_in    => id_thread_id,
258     inst_valid_in   => id_inst_valid,
259     rf_rs1_data     => rf_rs1_data,
260     rf_rs2_data     => rf_rs2_data,
261     rf_rd_data      => rf_rd_data,
262     pc_current      => id_inst_pc,
263     pc_branch_taken => pc_branch_taken,
264     pc_branch_target => pc_branch_target,
265     alu_result_out  => ex_alu_result,
266     mem_addr_out    => ex_mem_addr,
267     mem_data_out    => ex_mem_data,
268     rd_addr_out     => ex_rd_addr,
269     halt_out        => ex_halt_out,
270     reg_write_en_out => ex_reg_write_en,
271     mem_read_out    => ex_mem_read,
272     mem_write_out   => ex_mem_write,
273     thread_id_out   => ex_thread_id,
274     inst_valid_out  => ex_inst_valid,
275     fwd_wb_data     => fwd_wb_data,
276     fwd_wb_addr     => fwd_wb_addr,
277     fwd_wb_valid    => fwd_wb_valid,
278     fwd_mem_data    => fwd_mem_data,
279     fwd_mem_addr    => fwd_mem_addr,
280     fwd_mem_valid   => fwd_mem_valid,
281     stall           => stall_ex,
282     flush           => flush_ex
283 );
284
285 -- Instantiate Memory stage
286 mem_stage: entity work.memory_stage
287 port map (
288     clk          => clk,
289     rst          => rst,
290     alu_result_in => ex_alu_result,
291     mem_addr_in  => ex_mem_addr,
292     mem_data_in  => ex_mem_data,
293     rd_addr_in   => ex_rd_addr,
294     reg_write_en_in => ex_reg_write_en,
295     mem_read_in  => ex_mem_read,
296     mem_write_in => ex_mem_write,
297     thread_id_in => ex_thread_id,

```

```

298     inst_valid_in    => ex_inst_valid,
299     wb_data_out      => mem_wb_data,
300     rd_addr_out      => mem_rd_addr,
301     reg_write_en_out => mem_reg_write_en,
302     thread_id_out    => mem_thread_id,
303     inst_valid_out    => mem_inst_valid,
304     fwd_data         => fwd_mem_data,
305     fwd_addr         => fwd_mem_addr,
306     fwd_valid        => fwd_mem_valid,
307     mem_addr_out     => ext_mem_addr,
308     mem_data_out     => ext_mem_data_out,
309     mem_we_out       => ext_mem_we,
310     mem_re_out       => ext_mem_re,
311     mem_read_data_in => ext_mem_data_in,
312     mem_op_complete  => ext_mem_complete,
313     mem_op_stall     => ext_mem_stall,
314     stall            => stall_mem,
315     flush            => flush_mem,
316     stall_out        => mem_stall_out
317 );
318
319 -- Instantiate Writeback stage
320 wb_stage: entity work.writeback_stage
321 port map (
322     clk          => clk,
323     rst          => rst,
324     wb_data_in   => mem_wb_data,
325     rd_addr_in   => mem_rd_addr,
326     reg_write_en_in => mem_reg_write_en,
327     thread_id_in => mem_thread_id,
328     inst_valid_in => mem_inst_valid,
329     rf_wr_enable => rf_wr_enable,
330     rf_wr_addr   => rf_wr_addr,
331     rf_wr_data   => rf_wr_data,
332     rf_thread_id => rf_thread_id,
333     fwd_data     => fwd_wb_data,
334     fwd_addr     => fwd_wb_addr,
335     fwd_valid    => fwd_wb_valid,
336     stall       => stall_wb,
337     flush       => flush_wb
338 );
339
340 -- Instantiate Register File
341 reg_file: entity work.register_file
342 generic map (
343     NUM_REGS    => NUM_REGS,
344     DATA_WIDTH => DATA_WIDTH
345 )

```

---

```

346     port map (
347         clk          => clk,
348         rst          => rst,
349         thread_id    => core_id,
350         rf_rs1_addr  => id_rs1_addr,
351         rf_rs2_addr  => id_rs2_addr,
352         rf_rd_addr   => id_rd_addr,
353         rf_rs1_data  => rf_rs1_data,
354         rf_rs2_data  => rf_rs2_data,
355         rf_rd_data   => rf_rd_data,
356         wr_enable    => rf_wr_enable,
357         wr_addr      => rf_wr_addr,
358         wr_data      => rf_wr_data
359     );
360
361     -- Core halt detection
362     core_halt <= ex_halt_out;
363
364 end architecture rtl;

```

---

## A.3 Shared Memory Implementation

---

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.types_pkg.all;
5  use work.isa_pkg.all;
6
7  library UNISIM;
8  use UNISIM.VComponents.all;
9
10 -- Type definitions for port arrays (must be before entity)
11 package shared_memory_types is
12     constant SHARED_MEM_PORTS : integer := NUM_THREADS+1;
13     type addr_array_t is array (0 to SHARED_MEM_PORTS-1) of
14         ⇨ std_logic_vector(SHARED_MEM_ADDR_WIDTH-1 downto 0); -- ADDR_WIDTH-1 downto 0
15     type data_array_t is array (0 to SHARED_MEM_PORTS-1) of std_logic_vector(31 downto 0);
16 end package shared_memory_types;
17
18 library IEEE;
19 use IEEE.STD_LOGIC_1164.ALL;
20 use IEEE.NUMERIC_STD.ALL;
21 use work.types_pkg.all;
22 use work.isa_pkg.all;
23
24 library UNISIM;

```

```

24 use UNISIM.VComponents.all;
25 use work.shared_memory_types.all;
26
27 entity shared_memory is
28     generic (
29         NUM_BANKS      : integer := SHARED_MEM_BANKS;    -- Number of memory banks
30         BANK_SIZE      : integer := SHARED_MEM_BANK_SIZE  -- Words per bank
31     );
32     port (
33         clk : in std_logic;
34         rst : in std_logic;
35
36         -- Port interface arrays (one per thread)
37         -- Inputs
38         addr      : in  addr_array_t;
39         data_in   : in  data_array_t;
40         we        : in  std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
41         re        : in  std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
42
43         -- Outputs
44         data_out  : out data_array_t;
45         op_complete : out std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
46         op_stall  : out std_logic_vector(SHARED_MEM_PORTS-1 downto 0)
47     );
48 end entity shared_memory;
49
50 architecture rtl of shared_memory is
51     -- Bank selection constants
52     constant BANK_ADDR_BITS : integer := 1;
53     constant OFFSET_BITS   : integer := 16;
54     constant BRAMS_PER_BANK : integer := 120;
55
56     -- BRAM interface types (now we need arrays of arrays)
57     type bram_addr_bank_array_t is array (0 to BRAMS_PER_BANK-1) of std_logic_vector(13
58         ↪ downto 0);
59     type bram_addr_array_t is array (0 to NUM_BANKS-1) of bram_addr_bank_array_t;
60     type bram_data_bank_array_t is array (0 to BRAMS_PER_BANK-1) of std_logic_vector(31
61         ↪ downto 0);
62     type bram_data_array_t is array (0 to NUM_BANKS-1) of bram_data_bank_array_t;
63     type bram_we_bank_array_t is array (0 to BRAMS_PER_BANK-1) of std_logic_vector(3 downto
64         ↪ 0);
65     type bram_we_array_t is array (0 to NUM_BANKS-1) of bram_we_bank_array_t;
66
67     -- BRAM signals
68     signal bram_addr_a : bram_addr_array_t;
69     signal bram_addr_b : bram_addr_array_t;
70     signal bram_din_b  : bram_data_array_t;

```

```

68     signal bram_dout_a : bram_data_array_t;
69     signal bram_we_b   : bram_we_array_t;
70     signal bram_en_a   : std_logic_vector(NUM_BANKS-1 downto 0);
71     signal bram_en_b   : std_logic_vector(NUM_BANKS-1 downto 0);
72
73 begin
74     -- Generate BRAM instances
75     gen_banks: for i in 0 to NUM_BANKS-1 generate
76         gen_brams: for j in 0 to BRAMS_PER_BANK-1 generate
77             bank_mem: RAMB16BWER
78                 generic map (
79                     DATA_WIDTH_A => 36,
80                     DATA_WIDTH_B => 36,
81                     DOA_REG => 0,
82                     DOB_REG => 0,
83                     INIT_A => X"000000000",
84                     INIT_B => X"000000000",
85                     WRITE_MODE_A => "READ_FIRST",
86                     WRITE_MODE_B => "READ_FIRST",
87                     SIM_DEVICE => "SPARTAN6"
88                 )
89                 port map (
90                     -- Port A for reads
91                     CLKA => clk,
92                     ENA  => bram_en_a(i),
93                     WEA  => "0000",
94                     ADDRA => bram_addr_a(i)(j),
95                     DIA  => (others => '0'),
96                     DIPA => (others => '0'),
97                     DOA  => bram_dout_a(i)(j),
98                     DOPA => open,
99                     REGCEA => '0',
100                    RSTA  => '0',
101
102                    -- Port B for writes
103                    CLKB => clk,
104                    ENB  => bram_en_b(i),
105                    WEB  => bram_we_b(i)(j),
106                    ADDRb => bram_addr_b(i)(j),
107                    DIB  => bram_din_b(i)(j),
108                    DIPB => (others => '0'),
109                    DOB  => open,
110                    DOPB => open,
111                    REGCEB => '0',
112                    RSTB  => '0'
113                );
114         end generate;
115     end generate;

```

```

116
117 -- Single process for everything
118 main_process: process(clk)
119     -- Port state type
120     type port_state_t is (IDLE, HOOKUP, STATE_ACCESS);
121     type state_array_t is array (0 to SHARED_MEM_PORTS-1) of port_state_t;
122     variable port_states : state_array_t := (others => IDLE);
123
124     -- Bank assignment tracking
125     type bank_assign_array_t is array (0 to SHARED_MEM_PORTS-1) of integer range 0 to
        ↪ NUM_BANKS-1;
126     variable bank_assignments : bank_assign_array_t := (others => 0);
127
128     -- Round-robin counters for each bank
129     type rr_counter_array_t is array (0 to NUM_BANKS-1) of integer range 0 to
        ↪ SHARED_MEM_PORTS-1;
130     variable rr_counters : rr_counter_array_t := (others => 0);
131
132     -- Temporary variables for arbitration
133     type bank_request_array_t is array (0 to NUM_BANKS-1, 0 to SHARED_MEM_PORTS-1) of
        ↪ boolean;
134     variable bank_requests : bank_request_array_t;
135     type bank_grant_array_t is array (0 to NUM_BANKS-1) of integer range -1 to
        ↪ SHARED_MEM_PORTS-1;
136     variable bank_grants : bank_grant_array_t;
137
138     -- Helper variables
139     type mem_request_array_t is array (0 to SHARED_MEM_PORTS-1) of std_logic;
140     type mem_addr_request_array_t is array (0 to SHARED_MEM_PORTS-1) of
        ↪ std_logic_vector(SHARED_MEM_ADDR_WIDTH-1 downto 0);
141     variable v_addr_request : addr_array_t := (others => (others => '0'));
142     variable v_we_request : mem_request_array_t;
143     variable v_re_request : mem_request_array_t;
144     variable v_bank : integer range 0 to NUM_BANKS-1;
145     variable v_bank_lock : std_logic_vector(NUM_BANKS-1 downto 0);
146     variable v_offset : std_logic_vector(OFFSET_BITS-1 downto 0);
147     variable v_granted : boolean;
148     variable v_start_port : integer range 0 to SHARED_MEM_PORTS-1;
149     variable v_check_port : integer range 0 to SHARED_MEM_PORTS-1;
150     type op_cycle_array_t is array (0 to SHARED_MEM_PORTS-1) of integer range 0 to 2;
151     variable v_op_cycles : op_cycle_array_t;
152     variable v_bram_select : integer range 0 to BRAMS_PER_BANK-1;
153     variable v_bram_offset : std_logic_vector(8 downto 0); -- 9 bits for 512 words per
        ↪ BRAM
154
155 begin
156     if rising_edge(clk) then

```

```

157     if rst = '1' then
158         -- Reset all states
159         port_states := (others => IDLE);
160         bank_assignments := (others => 0);
161         rr_counters := (others => 0);
162         op_complete <= (others => '0');
163         op_stall <= (others => '0');
164         data_out <= (others => (others => '0'));
165         bram_en_a <= (others => '0');
166         bram_en_b <= (others => '0');
167         bram_we_b <= (others => (others => "0000"));
168     else
169         -- Default outputs
170         op_complete <= (others => '0');
171         op_stall <= (others => '0');
172
173         -- Clear bank requests
174         bank_requests := (others => (others => false));
175         bank_grants := (others => -1);
176
177         -- Phase 1: Collect requests from ports in IDLE state
178         for p in 0 to SHARED_MEM_PORTS-1 loop
179             if port_states(p) = IDLE then
180                 if re(p) = '1' or we(p) = '1' then
181                     -- Extract bank from address
182                     v_bank := to_integer(unsigned(addr(p)(BANK_ADDR_BITS-1 downto
183                                     ⇨ 0)));
184                     v_addr_request(p) := addr(p);
185                     v_re_request(p) := re(p);
186                     v_we_request(p) := we(p);
187                     bank_requests(v_bank, p) := true;
188                 end if;
189             end if;
190         end loop;
191
192         -- Phase 2: Arbitrate bank access (round-robin per bank)
193         for b in 0 to NUM_BANKS-1 loop
194             if v_bank_lock(b) /= '1' then
195                 v_granted := false;
196                 v_start_port := rr_counters(b);
197
198                 -- Check SHARED_MEM_PORTS ports starting from round-robin position
199                 for i in 0 to SHARED_MEM_PORTS-1 loop
200                     v_check_port := (v_start_port + i) mod SHARED_MEM_PORTS;
201
202                     if bank_requests(b, v_check_port) and not v_granted then
203                         bank_grants(b) := v_check_port;
204                         v_granted := true;

```

```

204         v_bank_lock(b) := '1';
205         -- Update round-robin counter for next cycle
206         rr_counters(b) := (v_check_port + 1) mod SHARED_MEM_PORTS;
207     end if;
208 end loop;
209 end if;
210 end loop;
211
212 -- Phase 3: Update port states based on arbitration
213 for p in 0 to SHARED_MEM_PORTS-1 loop
214     -- Extract bank from lower 3 bits of address
215     v_bank := to_integer(unsigned(v_addr_request(p)(BANK_ADDR_BITS-1 downto
216         ↪ 0)));
217     -- Extract offset (14 bits)
218     v_offset := v_addr_request(p)(SHARED_MEM_ADDR_WIDTH-1 downto
219         ↪ BANK_ADDR_BITS);
220     -- Split offset into BRAM select and BRAM internal offset
221     v_bram_select := to_integer(unsigned(v_offset(15 downto 9))); -- Upper 7
222         ↪ bits select BRAM
223     v_bram_offset := v_offset(8 downto 0); -- Lower 9 bits are offset within
224         ↪ BRAM
225     case port_states(p) is
226     when IDLE =>
227         if v_re_request(p) = '1' or v_we_request(p) = '1' then
228             ↪
229             if bank_grants(v_bank) = p then
230                 -- This port won arbitration
231                 port_states(p) := HOOKUP;
232                 -- report "assigning bank " & integer'image(v_bank) & "
233                 ↪ to port " & integer'image(p) & " from address " &
234                 ↪ integer'image(to_integer(unsigned(addr(p))));
235                 bank_assignments(p) := v_bank;
236             else
237                 -- This port lost arbitration - stall
238                 op_stall(p) <= '1';
239             end if;
240         end if;
241     when HOOKUP =>
242         -- Move to STATE_ACCESS state
243         port_states(p) := STATE_ACCESS;
244
245         -- Setup BRAM access
246         v_bank := bank_assignments(p);
247
248         if v_re_request(p) = '1' then
249             -- Setup read - only enable the selected BRAM

```

---

```

244         bram_addr_a(v_bank)(v_bram_select) <= v_bram_offset & "00000";
245         bram_en_a(v_bank) <= '1';
246         v_op_cycles(p) := 2;
247         -- report "setup read";
248     elsif v_we_request(p) = '1' then
249         -- Setup write
250         bram_addr_b(v_bank)(v_bram_select) <= v_bram_offset & "00000";
251         bram_din_b(v_bank)(v_bram_select) <= data_in(p);
252         bram_we_b(v_bank)(v_bram_select) <= "1111";
253         bram_en_b(v_bank) <= '1';
254         v_op_cycles(p) := 1;
255     end if;
256
257     when STATE_ACCESS =>
258         -- Complete operation
259         v_bank := bank_assignments(p);
260
261         if (v_op_cycles(p) < 2) then
262             if v_re_request(p) = '1' then
263                 data_out(p) <= bram_dout_a(v_bank)(v_bram_select);
264             end if;
265             bram_en_a(v_bank) <= '0';
266             bram_en_b(v_bank) <= '0';
267             bram_we_b(v_bank)(0) <= "0000"; -- This line seems to be a
268             ↳ leftover from the old logic, should be v_bram_select
269             -- report "completing op";
270             op_complete(p) <= '1';
271             port_states(p) := IDLE;
272             v_re_request(p) := '0';
273             v_we_request(p) := '0';
274             v_bank_lock(v_bank) := '0';
275         end if;
276         v_op_cycles(p) := v_op_cycles(p) - 1;
277     end case;
278 end loop;
279 end if;
280 end if;
281 end process;
282 end architecture rtl;

```

---

## A.4 Multi-Core System Implementation

---

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;

```

```

4 use work.types_pkg.all;
5 use work.isa_pkg.all;
6 use work.shared_memory_types.all;
7
8 entity multi_core_system is
9     generic (
10         NUM_CORES      : integer := NUM_THREADS;      -- Start with 4 cores
11         NUM_BANKS      : integer := SHARED_MEM_BANKS; -- Memory banks
12         BANK_SIZE      : integer := 512              -- Words per bank
13     );
14     port (
15         clk : in std_logic;
16         rst : in std_logic;
17
18         -- Simple control
19         system_enable : in std_logic;
20
21         cores_enabled_in : in std_logic_vector(NUM_CORES - 1 downto 0);
22
23         -- Instruction loading (broadcast to all cores)
24         inst_load_enable : in std_logic;
25         inst_load_addr   : in std_logic_vector(15 downto 0);
26         inst_load_data   : in instruction_t;
27
28         -- Control outputs
29         core_halted : out std_logic_vector(NUM_CORES-1 downto 0);
30
31         -- Debug outputs
32         debug_core_pcs : out std_logic_vector(NUM_CORES*16-1 downto 0);
33
34         -- External memory interface
35         ext_mem_addr   : in std_logic_vector(SHARED_MEM_ADDR_WIDTH-1 downto 0);
36         ext_mem_data_in : in std_logic_vector(31 downto 0);
37         ext_mem_we      : in std_logic;
38         ext_mem_re      : in std_logic;
39         ext_mem_data_out : out std_logic_vector(31 downto 0);
40         ext_mem_complete : out std_logic;
41         ext_mem_stall   : out std_logic
42     );
43 end entity multi_core_system;
44
45 architecture rtl of multi_core_system is
46     -- Core control signals
47     signal core_enables : std_logic_vector(NUM_CORES-1 downto 0);
48     signal core_halts   : std_logic_vector(NUM_CORES-1 downto 0);
49
50     -- Memory interface arrays (map cores to shared memory ports)
51     constant EXT_MEM_PORT : integer := SHARED_MEM_PORTS-1;

```

```

52  signal mem_addr      : addr_array_t := (others => (others => '0'));
53  signal mem_data_out  : data_array_t;
54  signal mem_we        : std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
55  signal mem_re        : std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
56  signal mem_data_in   : data_array_t;
57  signal mem_complete  : std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
58  signal mem_stall     : std_logic_vector(SHARED_MEM_PORTS-1 downto 0);
59
60  -- Debug signals
61  type pc_array_type is array (0 to NUM_CORES-1) of pc_t;
62  signal debug_pcs : pc_array_type;
63
64  begin
65      -- All cores enabled when system is enabled
66      core_enables <= cores_enabled_in when system_enable='1' else (others => '0');
67
68      -- Debug outputs
69      core_halted <= core_halts;
70
71      -- Pack debug PCs into single vector
72      gen_debug_pcs: for i in 0 to NUM_CORES-1 generate
73          debug_core_pcs((i+1)*16-1 downto i*16) <= debug_pcs(i);
74      end generate;
75
76      -- Generate cores
77      gen_cores: for i in 0 to NUM_CORES-1 generate
78          core_inst: entity work.compute_core
79              generic map (
80                  NUM_BANKS      => NUM_BANKS,
81                  BANK_SIZE      => BANK_SIZE
82              )
83              port map (
84                  clk             => clk,
85                  rst             => rst,
86                  core_enable     => core_enables(i),
87                  core_halt      => core_halts(i),
88                  inst_load_enable => inst_load_enable, -- Broadcast to all cores
89                  inst_load_addr  => inst_load_addr,
90                  inst_load_data  => inst_load_data,
91                  -- Connect to shared memory using core ID as port index
92                  ext_mem_addr    => mem_addr(i),
93                  ext_mem_data_out => mem_data_out(i),
94                  ext_mem_we      => mem_we(i),
95                  ext_mem_re      => mem_re(i),
96                  ext_mem_data_in => mem_data_in(i),
97                  ext_mem_complete => mem_complete(i),
98                  ext_mem_stall   => mem_stall(i),
99                  debug_pc       => debug_pcs(i),

```

---

```

100         core_id      => i
101     );
102 end generate;
103
104 -- Connect external memory interface to shared_memory
105 mem_addr(EXT_MEM_PORT)    <= ext_mem_addr;
106 mem_data_out(EXT_MEM_PORT) <= ext_mem_data_in;
107 mem_we(EXT_MEM_PORT)      <= ext_mem_we;
108 mem_re(EXT_MEM_PORT)      <= ext_mem_re;
109 ext_mem_data_out          <= mem_data_in(EXT_MEM_PORT);
110 ext_mem_complete          <= mem_complete(EXT_MEM_PORT);
111 ext_mem_stall              <= mem_stall(EXT_MEM_PORT);
112
113 -- Clear unused memory ports
114 clear_unused: for i in NUM_CORES+1 to EXT_MEM_PORT-1 generate
115     mem_addr(i) <= (others => '0');
116     mem_data_out(i) <= (others => '0');
117     mem_we(i) <= '0';
118     mem_re(i) <= '0';
119 end generate;
120
121 -- Instantiate shared memory
122 shared_mem: entity work.shared_memory
123 generic map (
124     NUM_BANKS => NUM_BANKS,
125     BANK_SIZE => BANK_SIZE
126 )
127 port map (
128     clk      => clk,
129     rst      => rst,
130     addr     => mem_addr,
131     data_in  => mem_data_out,
132     we       => mem_we,
133     re       => mem_re,
134     data_out => mem_data_in,
135     op_complete => mem_complete,
136     op_stall  => mem_stall
137 );
138
139 end architecture rtl;

```

---

## A.5 Register File

---

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;

```

```

4 use work.types_pkg.all;
5
6 entity register_file is
7     generic (
8         NUM_REGS    : integer := 32; -- Registers per thread
9         DATA_WIDTH : integer := 32  -- Start with 32-bit
10    );
11    port (
12        clk        : in  std_logic;
13        rst        : in  std_logic;
14
15        -- Thread selection
16        thread_id   : in  thread_id_t;
17
18        -- Read ports
19        rf_rs1_addr  : in  reg_addr_t;
20        rf_rs2_addr  : in  reg_addr_t;
21        rf_rd_addr   : in  reg_addr_t;
22        rf_rs1_data  : out reg_data_t;
23        rf_rs2_data  : out reg_data_t;
24        rf_rd_data   : out reg_data_t;
25
26        -- Write port
27        wr_enable    : in  std_logic;
28        wr_addr      : in  reg_addr_t;
29        wr_data      : in  reg_data_t
30    );
31 end entity register_file;
32
33 architecture rtl of register_file is
34     -- Register array: [thread][register]
35     type reg_array_t is array (0 to NUM_REGS-1) of reg_data_t;
36     signal thread_reg: reg_data_t := (others => '0');
37     signal registers : reg_array_t := (others => (others => '0'));
38
39     -- Special register r0 is always 0 (like MIPS)
40     constant REG_ZERO : integer := 0;
41     -- Special register r31 is always the thread_id
42     constant REG_THREAD : integer := 31;
43
44 begin
45     -- R31 is always equal to thread_id
46     thread_reg <= std_logic_vector(to_unsigned(thread_id, 32));
47
48     -- Asynchronous read
49     read_process: process(rf_rs1_addr, rf_rs2_addr, rf_rd_addr)
50     begin
51         rf_rs1_data <= registers(to_integer(unsigned(rf_rs1_addr)));

```

---

```

52     rf_rs2_data <= registers(to_integer(unsigned(rf_rs2_addr)));
53     rf_rd_data <= registers(to_integer(unsigned(rf_rd_addr)));
54     if to_integer(unsigned(rf_rs1_addr)) = REG_THREAD then
55         rf_rs1_data <= thread_reg;
56     end if;
57     if to_integer(unsigned(rf_rs2_addr)) = REG_THREAD then
58         rf_rs2_data <= thread_reg;
59     end if;
60     if to_integer(unsigned(rf_rd_addr)) = REG_THREAD then
61         rf_rd_data <= thread_reg;
62     end if;
63 end process;
64
65 -- Synchronous write
66 write_process: process(clk)
67 begin
68     if rising_edge(clk) then
69         if rst = '1' then
70             -- Reset all registers except r0
71             for r in 1 to NUM_REGS-1 loop
72                 registers(r) <= (others => '0');
73             end loop;
74             elsif wr_enable = '1' and unsigned(wr_addr) /= REG_ZERO then
75                 -- Write to register (except r0)
76                 registers(to_integer(unsigned(wr_addr))) <= wr_data;
77             end if;
78         end if;
79     end process;
80
81 end architecture rtl;

```

---

## A.6 Instruction Fetch

---

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.types_pkg.all;
5
6  library UNISIM;
7  use UNISIM.VComponents.all;
8
9  entity instruction_fetch is
10     port (
11         clk          : in std_logic;
12         rst          : in std_logic;
13

```

```

14     -- From thread scheduler
15     thread_id      : in  thread_id_t;
16     thread_valid   : in  std_logic;
17
18     -- From PC manager
19     pc_in          : in  pc_t;
20
21     -- Instruction output
22     instruction_out : out instruction_t;
23     inst_valid      : out std_logic;
24     inst_pc         : out pc_t;
25
26     -- Memory loading interface (for kernel loading)
27     load_enable     : in  std_logic;
28     load_addr       : in  std_logic_vector(15 downto 0);
29     load_data       : in  instruction_t;
30
31     -- Pipeline control
32     stall           : in  std_logic;
33     flush           : in  std_logic
34 );
35 end entity instruction_fetch;
36
37 architecture rtl of instruction_fetch is
38     -- Calculate address widths
39     constant TOTAL_ADDR_WIDTH : integer := 13;
40     constant BRAM_ADDR_WIDTH  : integer := 9;
41     constant NUM_BRAMS        : integer := 16;
42
43     -- BRAM signals (one set per BRAM)
44     type bram_addr_array_t is array (0 to NUM_BRAMS-1) of std_logic_vector(13 downto 0);
45     type bram_data_array_t is array (0 to NUM_BRAMS-1) of std_logic_vector(31 downto 0);
46     type bram_we_array_t  is array (0 to NUM_BRAMS-1) of std_logic_vector(3 downto 0);
47
48     signal bram_addr_a : bram_addr_array_t;
49     signal bram_addr_b : bram_addr_array_t;
50     signal bram_dout   : bram_data_array_t;
51     signal bram_we     : bram_we_array_t;
52     signal bram_en_a   : std_logic_vector(NUM_BRAMS-1 downto 0);
53     signal bram_en_b   : std_logic_vector(NUM_BRAMS-1 downto 0);
54
55     -- Pipeline registers
56     signal instruction_reg : instruction_t;
57     signal valid_reg       : std_logic;
58     signal thread_id_reg   : thread_id_t;
59
60     -- Address calculation

```

```

61  signal fetch_addr      : std_logic_vector(TOTAL_ADDR_WIDTH-1 downto 0) := (others =>
    ↪  '0');
62  signal bram_select     : integer range 0 to NUM_BRAMS-1;
63  signal bram_local_addr : std_logic_vector(BRAM_ADDR_WIDTH-1 downto 0);
64
65  -- Load address decoding
66  signal load_bram_select : integer range 0 to NUM_BRAMS-1;
67  signal load_bram_local_addr : std_logic_vector(BRAM_ADDR_WIDTH-1 downto 0);
68
69  -- Mux output
70  signal selected_instruction : std_logic_vector(31 downto 0);
71  signal bram_select_reg      : integer range 0 to NUM_BRAMS-1;
72
73  begin
74  -- TODO check if this is fine that we currently can't really store all of the
    ↪  instructions that can be addressed
75  -- with pc_in with our 16 KB of BRAM
76  fetch_addr <= pc_in(TOTAL_ADDR_WIDTH-1 downto 0) when thread_valid = '1' else (others
    ↪  => '0');
77
78  -- Decode which BRAM to access
79  bram_select <= to_integer(unsigned(fetch_addr(TOTAL_ADDR_WIDTH-1 downto
    ↪  BRAM_ADDR_WIDTH)));
80  bram_local_addr <= fetch_addr(BRAM_ADDR_WIDTH-1 downto 0);
81
82  -- Load address decoding
83  load_bram_select <= to_integer(unsigned(load_addr(TOTAL_ADDR_WIDTH-1 downto
    ↪  BRAM_ADDR_WIDTH)));
84  load_bram_local_addr <= load_addr(BRAM_ADDR_WIDTH-1 downto 0);
85
86  -- Generate BRAM instances
87  gen_brams: for i in 0 to NUM_BRAMS-1 generate
88  -- Enable signals for each BRAM
89  bram_en_a(i) <= '1' when (bram_select = i and thread_valid = '1') else '0';
90  bram_en_b(i) <= '1' when (load_bram_select = i and load_enable = '1') else '0';
91
92  -- Write enable only during load and when this BRAM is selected
93  bram_we(i) <= "1111" when (load_bram_select = i and load_enable = '1') else "0000";
94
95  -- Extend addresses to 14 bits for BRAM (pad with zeros)
96  bram_addr_a(i) <= bram_local_addr & "00000";
97  bram_addr_b(i) <= load_bram_local_addr & "00000";
98
99  -- Instruction memory using Spartan-6 BRAM
100  inst_mem: RAMB16BWER
101  generic map (
102  DATA_WIDTH_A => 36,

```

```

103     DATA_WIDTH_B => 36,
104     DOA_REG => 0,
105     DOB_REG => 0,
106     INIT_A => X"000000000",
107     INIT_B => X"000000000",
108     WRITE_MODE_A => "READ_FIRST",
109     WRITE_MODE_B => "READ_FIRST",
110     SIM_DEVICE => "SPARTAN6"
111 )
112 port map (
113     -- Port A for reading
114     CLKA => clk,
115     ENA => bram_en_a(i),
116     WEA => "0000", -- Read only
117     ADDRA => bram_addr_a(i),
118     DIA => (others => '0'),
119     DIPA => (others => '0'),
120     DOA => bram_dout(i),
121     DOPA => open,
122     REGCEA => '0',
123     RSTA => '0',
124
125     -- Port B for loading
126     CLKB => clk,
127     ENB => bram_en_b(i),
128     WEB => bram_we(i),
129     ADDR_B => bram_addr_b(i),
130     DIB => load_data,
131     DIPB => (others => '0'),
132     DOB => open,
133     DOPB => open,
134     REGCEB => '0',
135     RSTB => '0'
136 );
137 end generate;
138
139 -- Multiplexer to select the output from the correct BRAM
140 -- We need to register the BRAM select to align with the BRAM output
141 mux_process: process(clk)
142 begin
143     if rising_edge(clk) then
144         if rst = '1' then
145             bram_select_reg <= 0;
146         elsif stall = '0' then
147             bram_select_reg <= bram_select;
148         end if;
149     end if;
150 end process;

```

```

151
152     -- Select the output from the correct BRAM
153     selected_instruction <= bram_dout(bram_select_reg);
154
155     -- Pipeline register process
156     pipeline_reg: process(clk)
157     begin
158         if rising_edge(clk) then
159             if rst = '1' then
160                 valid_reg <= '0';
161                 thread_id_reg <= 0;
162                 inst_pc <= (others => '0');
163             elsif flush = '1' then
164                 -- Flush pipeline
165                 valid_reg <= '0';
166             elsif stall = '0' then
167                 -- Normal operation
168                 valid_reg <= thread_valid;
169                 inst_pc <= pc_in;
170                 thread_id_reg <= thread_id;
171             end if;
172             -- If stalled, hold current values
173         end if;
174     end process;
175
176     -- Output assignments
177     instruction_reg <= selected_instruction;
178     instruction_out <= instruction_reg;
179     inst_valid <= valid_reg;
180
181 end architecture rtl;

```

---

## A.7 Instruction Decoder

---

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use work.types_pkg.all;
5 use work.isa_pkg.all;
6
7 entity instruction_decoder is
8     port (
9         clk          : in std_logic;
10        rst           : in std_logic;
11
12        -- From fetch stage

```

```

13     pc_in          : in  pc_t;
14     instruction_in : in  instruction_t;
15     inst_valid_in  : in  std_logic;
16     thread_id_in   : in  thread_id_t;
17
18     -- Decoded outputs
19     opcode          : out std_logic_vector(5 downto 0);
20     rd_addr         : out reg_addr_t;
21     rs1_addr        : out reg_addr_t;
22     rs2_addr        : out reg_addr_t;
23     rs3_addr        : out reg_addr_t; -- For MULACC
24     immediate       : out std_logic_vector(15 downto 0);
25
26     -- Control signals
27     reg_write_en    : out std_logic;
28     mem_read        : out std_logic;
29     mem_write       : out std_logic;
30     branch          : out std_logic;
31     alu_op          : out std_logic_vector(5 downto 0);
32     alu_src_imm     : out std_logic; -- Use immediate instead of rs2
33
34     -- Thread info passthrough
35     thread_id_out   : out thread_id_t;
36     inst_valid_out  : out std_logic;
37     inst_pc         : out pc_t;
38
39     -- Pipeline control
40     stall           : in  std_logic;
41     flush           : in  std_logic
42 );
43 end entity instruction_decoder;
44
45 architecture rtl of instruction_decoder is
46     -- Instruction fields
47     signal opcode_field : std_logic_vector(5 downto 0);
48     signal rd_field     : std_logic_vector(4 downto 0);
49     signal rs1_field    : std_logic_vector(4 downto 0);
50     signal rs2_field    : std_logic_vector(4 downto 0);
51     signal rs3_field    : std_logic_vector(4 downto 0);
52     signal imm_field    : std_logic_vector(15 downto 0);
53
54     -- Pipeline registers
55     signal opcode_reg    : std_logic_vector(5 downto 0);
56     signal rd_reg        : reg_addr_t := (others => '0');
57     signal rs1_reg       : reg_addr_t := (others => '0');
58     signal rs2_reg       : reg_addr_t := (others => '0');
59     signal rs3_reg       : reg_addr_t := (others => '0');
60     signal immediate_reg : std_logic_vector(15 downto 0);

```

```

61  signal reg_write_en_reg : std_logic;
62  signal mem_read_reg     : std_logic;
63  signal mem_write_reg    : std_logic;
64  signal branch_reg       : std_logic;
65  signal alu_op_reg        : std_logic_vector(5 downto 0);
66  signal alu_src_imm_reg   : std_logic;
67  signal thread_id_reg     : thread_id_t;
68  signal inst_valid_reg    : std_logic;
69
70  begin
71      -- Extract instruction fields based on format
72      -- R-type: [31:26] opcode, [25:21] rd, [20:16] rs1, [15:11] rs2, [10:0] unused
73      -- I-type: [31:26] opcode, [25:21] rd, [20:16] rs1, [15:0] immediate
74      opcode_field <= instruction_in(31 downto 26);
75      rd_field     <= instruction_in(25 downto 21);
76      rs1_field    <= instruction_in(20 downto 16);
77      rs2_field    <= instruction_in(15 downto 11);
78      rs3_field    <= "00000"; -- Not used in this ISA version
79      imm_field    <= instruction_in(15 downto 0);
80
81      -- Combinational decode logic
82      decode_proc: process(clk)
83          variable v_reg_write : std_logic;
84          variable v_mem_read  : std_logic;
85          variable v_mem_write : std_logic;
86          variable v_branch    : std_logic;
87          variable v_alu_op     : std_logic_vector(5 downto 0);
88          variable v_alu_src    : std_logic;
89      begin
90          if rising_edge(clk) then
91              -- Default values
92              v_reg_write := '0';
93              v_mem_read  := '0';
94              v_mem_write := '0';
95              v_branch    := '0';
96              v_alu_op     := ALU_PASS_A;
97              v_alu_src    := '0';
98
99              if inst_valid_in = '1' then
100                  case opcode_field is
101                      -- Arithmetic R-type
102                      when OP_ADD =>
103                          v_reg_write := '1';
104                          v_alu_op := ALU_ADD;
105
106                      when OP_SUB =>
107                          v_reg_write := '1';
108                          v_alu_op := ALU_SUB;

```

```
109
110     when OP_MUL =>
111         v_reg_write := '1';
112         v_alu_op := ALU_MUL;
113
114     when OP_DIV =>
115         v_reg_write := '1';
116         v_alu_op := ALU_DIV;
117
118     when OP_MOD =>
119         v_reg_write := '1';
120         v_alu_op := ALU_MOD;
121
122     when OP_AND =>
123         v_reg_write := '1';
124         v_alu_op := ALU_AND;
125
126     when OP_OR =>
127         v_reg_write := '1';
128         v_alu_op := ALU_OR;
129
130     when OP_XOR =>
131         v_reg_write := '1';
132         v_alu_op := ALU_XOR;
133
134     when OP_SHL =>
135         v_reg_write := '1';
136         v_alu_op := ALU_SHL;
137
138     when OP_SHR =>
139         v_reg_write := '1';
140         v_alu_op := ALU_SHR;
141
142     when OP_CMPLT =>
143         v_reg_write := '1';
144         v_alu_op := ALU_CMPLT;
145
146     when OP_CMPNE =>
147         v_reg_write := '1';
148         v_alu_op := ALU_CMPNE;
149
150     when OP_MAX =>
151         v_reg_write := '1';
152         v_alu_op := ALU_MAX;
153
154     when OP_NEG =>
155         v_reg_write := '1';
156         v_alu_op := ALU_NEG;
```

```
157
158      -- Floating point operations
159      when OP_FADD =>
160          v_reg_write := '1';
161          v_alu_op := ALU_FADD;
162
163      when OP_FSUB =>
164          v_reg_write := '1';
165          v_alu_op := ALU_FSUB;
166
167      when OP_FMUL =>
168          v_reg_write := '1';
169          v_alu_op := ALU_FMUL;
170
171      when OP_FDIV =>
172          v_reg_write := '1';
173          v_alu_op := ALU_FDIV;
174
175      when OP_FSQRT =>
176          v_reg_write := '1';
177          v_alu_op := ALU_FSQRT;
178
179      when OP_FRECIP =>
180          v_reg_write := '1';
181          v_alu_op := ALU_FRECIP;
182
183      when OP_FEXP2 =>
184          v_reg_write := '1';
185          v_alu_op := ALU_FEXP2;
186
187      when OP_FLOG2 =>
188          v_reg_write := '1';
189          v_alu_op := ALU_FLOG2;
190
191      when OP_FMAX =>
192          v_reg_write := '1';
193          v_alu_op := ALU_FMAX;
194
195      when OP_FNEG =>
196          v_reg_write := '1';
197          v_alu_op := ALU_FNEG;
198
199      when OP_FNE =>
200          v_reg_write := '1';
201          v_alu_op := ALU_FNE;
202
203      when OP_FLT =>
204          v_reg_write := '1';
```

```

205         v_alu_op := ALU_FLT;
206
207     when OP_FTOI =>
208         v_reg_write := '1';
209         v_alu_op := ALU_FTOI;
210
211     when OP_FTOUI =>
212         v_reg_write := '1';
213         v_alu_op := ALU_FTOUI;
214
215     when OP_ITOF =>
216         v_reg_write := '1';
217         v_alu_op := ALU_ITOF;
218
219     when OP_UITOF =>
220         v_reg_write := '1';
221         v_alu_op := ALU_UITOF;
222
223     -- Move operations
224     when OP_MOV =>
225         v_reg_write := '1';
226         v_alu_op := ALU_PASS_A;
227
228     when OP_LOAD_IMM =>
229         v_reg_write := '1';
230         v_alu_src := '1';
231         v_alu_op := ALU_PASS_B;
232
233     -- Memory operations
234     when OP_LOAD =>
235         v_reg_write := '1';
236         v_mem_read := '1';
237         v_alu_src := '1';
238         v_alu_op := ALU_ADD; -- Address calculation
239
240     when OP_STORE =>
241         v_mem_write := '1';
242         v_alu_src := '1';
243         v_alu_op := ALU_ADD; -- Address calculation
244
245     -- Branch operations
246     when OP_JMP =>
247         v_branch := '1';
248
249     when OP_JZ | OP_JNZ | OP_JLT | OP_JGE =>
250         v_branch := '1';
251         v_alu_op := ALU_CMPLT; -- Use for condition check
252

```

```

253         -- Special operations
254     when OP_BARRIER =>
255         null; -- Barrier operation - no register write, handled by pipeline
                ↳ control
256
257     when OP_HALT =>
258         null; -- Halt operation - no register write, handled by pipeline
                ↳ control
259
260     when OP_NOP =>
261         null; -- No operation
262
263     when others =>
264         null; -- Unknown opcode
265     end case;
266 end if;
267
268 -- Assign to pipeline registers input
269 reg_write_en_reg <= v_reg_write;
270 mem_read_reg     <= v_mem_read;
271 mem_write_reg    <= v_mem_write;
272 branch_reg       <= v_branch;
273 alu_op_reg        <= v_alu_op;
274 alu_src_imm_reg  <= v_alu_src;
275 end if;
276 end process;
277
278 -- Pipeline register
279 pipeline_reg: process(clk)
280 begin
281     if rising_edge(clk) then
282         if rst = '1' or flush = '1' then
283             opcode_reg <= (others => '0');
284             rd_reg      <= (others => '0');
285             rs1_reg     <= (others => '0');
286             rs2_reg     <= (others => '0');
287             rs3_reg     <= (others => '0');
288             immediate_reg <= (others => '0');
289             thread_id_reg <= 0;
290             inst_valid_reg <= '0';
291             inst_pc      <= (others => '0');
292         elsif stall = '0' then
293             opcode_reg <= opcode_field;
294             rd_reg      <= rd_field;
295             rs1_reg     <= rs1_field;
296             rs2_reg     <= rs2_field;
297             rs3_reg     <= rs3_field;

```

---

```

298         immediate_reg <= imm_field;
299         thread_id_reg <= thread_id_in;
300         inst_valid_reg <= inst_valid_in;
301         inst_pc <= pc_in;
302     end if;
303 end if;
304 end process;
305
306 -- Output assignments
307 opcode <= opcode_reg;
308 rd_addr <= rd_reg;
309 rs1_addr <= rs1_reg;
310 rs2_addr <= rs2_reg;
311 rs3_addr <= rs3_reg;
312 immediate <= immediate_reg;
313 reg_write_en <= reg_write_en_reg and inst_valid_reg;
314 mem_read <= mem_read_reg and inst_valid_reg;
315 mem_write <= mem_write_reg and inst_valid_reg;
316 branch <= branch_reg and inst_valid_reg;
317 alu_op <= alu_op_reg;
318 alu_src_imm <= alu_src_imm_reg;
319 thread_id_out <= thread_id_reg;
320 inst_valid_out <= inst_valid_reg;
321
322 end architecture rtl;

```

---

## A.8 Execution Stage

---

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use work.types_pkg.all;
5 use work.isa_pkg.all;
6
7 entity execute_stage is
8     port (
9         clk          : in std_logic;
10        rst          : in std_logic;
11
12        -- From decode stage
13        opcode_in     : in std_logic_vector(5 downto 0);
14        rd_addr_in    : in reg_addr_t;
15        rs1_addr_in   : in reg_addr_t;
16        rs2_addr_in   : in reg_addr_t;
17        rs3_addr_in   : in reg_addr_t;
18        immediate_in  : in std_logic_vector(15 downto 0);

```

```

19
20     -- Control signals from decode
21     reg_write_en_in : in  std_logic;
22     mem_read_in     : in  std_logic;
23     mem_write_in    : in  std_logic;
24     branch_in       : in  std_logic;
25     alu_op_in        : in  std_logic_vector(5 downto 0);
26     alu_src_imm_in  : in  std_logic;
27
28     -- Thread info
29     thread_id_in    : in  thread_id_t;
30     inst_valid_in   : in  std_logic;
31
32     -- Register file interface
33     rf_rs1_data     : in  reg_data_t;
34     rf_rs2_data     : in  reg_data_t;
35     rf_rd_data      : in  reg_data_t;
36
37     -- PC interface
38     pc_current      : in  pc_t;
39     pc_branch_taken : out std_logic;
40     pc_branch_target : out pc_t;
41
42     -- Outputs to memory stage
43     alu_result_out  : out reg_data_t;
44     mem_addr_out    : out reg_data_t;
45     mem_data_out    : out reg_data_t;
46     rd_addr_out     : out reg_addr_t;
47     halt_out        : out std_logic;
48
49     -- Control signals passthrough
50     reg_write_en_out : out std_logic;
51     mem_read_out     : out std_logic;
52     mem_write_out    : out std_logic;
53
54     -- Thread info passthrough
55     thread_id_out    : out thread_id_t;
56     inst_valid_out   : out std_logic;
57
58     -- Forwarding inputs (from WB and MEM stages)
59     fwd_wb_data      : in  reg_data_t;
60     fwd_wb_addr      : in  reg_addr_t;
61     fwd_wb_valid     : in  std_logic;
62     fwd_mem_data     : in  reg_data_t;
63     fwd_mem_addr     : in  reg_addr_t;
64     fwd_mem_valid    : in  std_logic;
65
66     -- Pipeline control

```

```

67     stall          : in std_logic;
68     flush          : in std_logic
69 );
70 end entity execute_stage;
71
72 architecture rtl of execute_stage is
73     -- ALU instance signals
74     signal alu_a      : reg_data_t;
75     signal alu_b      : reg_data_t;
76     signal alu_c      : reg_data_t;
77     signal alu_result  : reg_data_t;
78     signal alu_zero    : std_logic;
79     signal alu_negative : std_logic;
80     signal alu_busy    : std_logic;
81     signal alu_valid   : std_logic;
82
83     -- Forwarded operand values
84     signal operand1    : reg_data_t;
85     signal operand2    : reg_data_t;
86
87     -- Pipeline registers
88     signal halt_reg    : std_logic := '0';
89     signal alu_result_reg : reg_data_t;
90     signal mem_addr_reg : reg_data_t;
91     signal mem_data_reg : reg_data_t;
92     signal rd_addr_reg  : reg_addr_t;
93     signal reg_write_en_reg : std_logic;
94     signal mem_read_reg : std_logic;
95     signal mem_write_reg : std_logic;
96     signal thread_id_reg : thread_id_t;
97     signal inst_valid_reg : std_logic;
98
99     -- Branch logic signals
100    signal branch_condition : std_logic;
101    signal branch_target    : pc_t;
102
103 begin
104     -- Register file read address assignment
105     operand1 <= rf_rs1_data when get_inst_fmt(opcode_in) = FMT_R_TYPE else rf_rd_data;
106     operand2 <= rf_rs2_data when get_inst_fmt(opcode_in) = FMT_R_TYPE else rf_rs1_data;
107
108     -- ALU input selection
109     alu_a <= operand1 when get_inst_fmt(opcode_in) = FMT_R_TYPE else operand2;
110     alu_b <= operand2 when get_inst_fmt(opcode_in) = FMT_R_TYPE else X"0000" &
        ↪ immediate_in; -- Sign extend immediate
111     alu_c <= (others => '0'); -- Not used in current ISA
112
113     -- ALU instance

```

```

114     alu_inst: entity work.alu
115     port map (
116         rst      => rst,
117         a        => alu_a,
118         b        => alu_b,
119         c        => alu_c,
120         alu_op   => alu_op_in,
121         result   => alu_result,
122         zero     => alu_zero,
123         negative => alu_negative,
124         busy     => alu_busy,
125         valid    => alu_valid
126     );
127
128     -- Branch logic
129     branch_logic: process(branch_in, opcode_in, alu_zero, alu_negative, operand1,
130         ↪ immediate_in, pc_current)
131         variable target_offset : signed(31 downto 0);
132     begin
133         branch_condition <= '0';
134         branch_target <= (others => '0');
135
136         if branch_in = '1' and inst_valid_in = '1' then
137             -- Sign extend immediate for branch offset
138             target_offset := resize(signed(immediate_in), 32);
139
140             case opcode_in is
141                 when OP_JMP =>
142                     branch_condition <= '1';
143                     branch_target <= std_logic_vector(unsigned(pc_current) +
144                         ↪ unsigned(target_offset(PC_WIDTH-1 downto 0)));
145
146                 when OP_JZ =>
147                     if unsigned(operand1) = 0 then
148                         branch_condition <= '1';
149                         branch_target <= std_logic_vector(unsigned(pc_current) +
150                             ↪ unsigned(target_offset(PC_WIDTH-1 downto 0)));
151                     end if;
152
153                 when OP_JNZ =>
154                     if unsigned(operand1) /= 0 then
155                         branch_condition <= '1';
156                         branch_target <= std_logic_vector(unsigned(pc_current) +
157                             ↪ unsigned(target_offset(PC_WIDTH-1 downto 0)));
158                     end if;
159
160                 when OP_JLT =>

```

```

157         if signed(operand1) < 0 then
158             branch_condition <= '1';
159             branch_target <= std_logic_vector(unsigned(pc_current) +
160                 ↪ unsigned(target_offset(PC_WIDTH-1 downto 0)));
161         end if;
162
163     when OP_JGE =>
164         if signed(operand1) >= 0 then
165             branch_condition <= '1';
166             branch_target <= std_logic_vector(unsigned(pc_current) +
167                 ↪ unsigned(target_offset(PC_WIDTH-1 downto 0)));
168         end if;
169
170     when others =>
171         null;
172     end case;
173 end if;
174 end process;
175
176 -- Output branch signals
177 pc_branch_taken <= branch_condition;
178 pc_branch_target <= branch_target;
179
180 -- Pipeline register
181 pipeline_reg: process(clk)
182 begin
183     if rising_edge(clk) then
184         if rst = '1' or flush = '1' then
185             alu_result_reg <= (others => '0');
186             mem_addr_reg <= (others => '0');
187             mem_data_reg <= (others => '0');
188             rd_addr_reg <= (others => '0');
189             reg_write_en_reg <= '0';
190             mem_read_reg <= '0';
191             mem_write_reg <= '0';
192             thread_id_reg <= 0;
193             inst_valid_reg <= '0';
194             halt_reg <= '0';
195         elsif stall = '0' and alu_busy = '0' then
196             if opcode_in = OP_HALT then
197                 halt_reg <= '1';
198             end if;
199
200             -- ALU result for most operations
201             alu_result_reg <= alu_result;
202
203             -- Memory address calculation (base + offset)

```

---

```

202         mem_addr_reg <= alu_result;  -- ALU calculates effective address
203
204         -- Store data comes from rd (always in operand 1)
205         mem_data_reg <= operand1;
206
207         -- Pass through control signals
208         rd_addr_reg <= rd_addr_in;
209         reg_write_en_reg <= reg_write_en_in and inst_valid_in;
210         --if reg_write_en_in = '1' then
211             --report "opcode_in: " & integer'image(to_integer(unsigned(opcode_in)));
212             --report "rd_addr_in: " &
213                 ⇨ integer'image(to_integer(unsigned(rd_addr_in)));
214             --report "rs1_addr_in: " &
215                 ⇨ integer'image(to_integer(unsigned(rs1_addr_in)));
216             --report "rs2_addr_in: " &
217                 ⇨ integer'image(to_integer(unsigned(rs2_addr_in)));
218             --report "rf_rs1_data: " & to_hstring(rf_rs1_data);
219             --report "rf_rs2_data: " & to_hstring(rf_rs2_data);
220             --report "rf_rd_data: " & to_hstring(rf_rd_data);
221             --report "operand1: " & to_hstring(operand1);
222             --report "operand2: " & to_hstring(operand2);
223             --report "reg_write_en_in: " & std_logic'image(reg_write_en_in);
224             --report "alu_result: " & to_hstring(alu_result);
225             --report "inst_valid_in: " & std_logic'image(inst_valid_in);
226         --end if;
227         mem_read_reg <= mem_read_in and inst_valid_in;
228         mem_write_reg <= mem_write_in and inst_valid_in;
229         thread_id_reg <= thread_id_in;
230         inst_valid_reg <= inst_valid_in;
231     end if;
232 end if;
233 end process;
234
235 -- Output assignments
236 alu_result_out <= alu_result_reg;
237 mem_addr_out <= mem_addr_reg;
238 mem_data_out <= mem_data_reg;
239 rd_addr_out <= rd_addr_reg;
240 reg_write_en_out <= reg_write_en_reg;
241 mem_read_out <= mem_read_reg;
242 mem_write_out <= mem_write_reg;
243 thread_id_out <= thread_id_reg;
244 inst_valid_out <= inst_valid_reg;
245 halt_out <= halt_reg;
246
247 end architecture rtl;

```

---

## A.9 ALU Implementation

---

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use IEEE.MATH_REAL.ALL;
5  use work.types_pkg.all;
6  use work.isa_pkg.all;
7  -- Add ieee_proposed library for floating point
8  library ieee_proposed;
9  use ieee_proposed.fixed_float_types.all;
10 use ieee_proposed.fixed_pkg.all;
11 use ieee_proposed.float_pkg.all;
12
13 entity alu is
14     port (
15         rst          : in  std_logic;
16
17         -- Operands
18         a            : in  reg_data_t;
19         b            : in  reg_data_t;
20         c            : in  reg_data_t; -- For MULACC
21
22         -- Control (now 6 bits instead of 4)
23         alu_op       : in  std_logic_vector(5 downto 0);
24
25         -- Result
26         result       : out reg_data_t;
27         zero         : out std_logic;
28         negative     : out std_logic;
29
30         -- Multicycle operations
31         busy         : out std_logic;
32         valid        : out std_logic
33     );
34 end entity alu;
35
36 architecture rtl of alu is
37     -- Internal signals
38     signal result_internal : std_logic_vector(DATA_WIDTH-1 downto 0);
39     signal zero_internal  : std_logic;
40     signal negative_internal : std_logic;
41 begin
42     -- Main ALU process
43     alu_proc: process(rst, a, b, c, alu_op)
44         variable v_result : signed(DATA_WIDTH-1 downto 0);
45         variable v_temp   : signed(DATA_WIDTH downto 0);

```

```

46     variable v_mul_temp : signed(2*DATA_WIDTH-1 downto 0); -- For multiplication
47     -- Float32 variables for floating point operations
48     variable fa, fb, fresult : float32;
49     variable real_temp : real;
50     variable int_temp : integer;
51 begin
52     if rst = '1' then
53         result_internal <= (others => '0');
54         zero_internal <= '1';
55         negative_internal <= '0';
56         valid <= '0';
57     else
58         -- Default
59         valid <= '1'; -- Most operations complete in 1 cycle
60
61     case alu_op is
62         -- Integer operations
63         when ALU_ADD =>
64             v_temp := resize(signed(a), DATA_WIDTH+1) + resize(signed(b),
65                 ↪ DATA_WIDTH+1);
66             v_result := v_temp(DATA_WIDTH-1 downto 0);
67
68         when ALU_SUB =>
69             v_temp := resize(signed(a), DATA_WIDTH+1) - resize(signed(b),
70                 ↪ DATA_WIDTH+1);
71             v_result := v_temp(DATA_WIDTH-1 downto 0);
72
73         when ALU_MUL =>
74             v_mul_temp := signed(a) * signed(b);
75             v_result := v_mul_temp(DATA_WIDTH-1 downto 0);
76
77         when ALU_DIV =>
78             if signed(b) = 0 then
79                 -- Division by zero - return maximum value
80                 v_result := (others => '1');
81             else
82                 v_result := signed(a) / signed(b);
83             end if;
84
85         when ALU_MOD =>
86             if signed(b) = 0 then
87                 -- Modulo by zero - return zero
88                 v_result := (others => '0');
89             else
90                 v_result := signed(a) mod signed(b);
91             end if;

```

```

91     when ALU_AND =>
92         v_result := signed(a and b);
93
94     when ALU_OR =>
95         v_result := signed(a or b);
96
97     when ALU_XOR =>
98         v_result := signed(a xor b);
99
100    when ALU_SHL =>
101        v_result := shift_left(signed(a), to_integer(unsigned(b(4 downto 0))));
102
103    when ALU_SHR =>
104        v_result := shift_right(signed(a), to_integer(unsigned(b(4 downto 0))));
105
106    when ALU_CMPLT =>
107        if signed(a) < signed(b) then
108            v_result := to_signed(1, DATA_WIDTH);
109        else
110            v_result := to_signed(0, DATA_WIDTH);
111        end if;
112
113    when ALU_CMPNE =>
114        if a /= b then
115            v_result := to_signed(1, DATA_WIDTH);
116        else
117            v_result := to_signed(0, DATA_WIDTH);
118        end if;
119
120    when ALU_MAX =>
121        if signed(a) > signed(b) then
122            v_result := signed(a);
123        else
124            v_result := signed(b);
125        end if;
126
127    when ALU_NEG =>
128        v_result := -signed(a);
129
130    when ALU_PASS_A =>
131        v_result := signed(a);
132
133    when ALU_PASS_B =>
134        v_result := signed(b);
135
136    -- Floating point operations
137    when ALU_FADD =>
138        fa := to_float(a, float32'high, -float32'low);

```

```

139         fb := to_float(b, float32'high, -float32'low);
140         fresult := fa + fb;
141         v_result := signed(to_slv(fresult));
142
143     when ALU_FSUB =>
144         fa := to_float(a, float32'high, -float32'low);
145         fb := to_float(b, float32'high, -float32'low);
146         fresult := fa - fb;
147         v_result := signed(to_slv(fresult));
148
149     when ALU_FMUL =>
150         fa := to_float(a, float32'high, -float32'low);
151         fb := to_float(b, float32'high, -float32'low);
152         fresult := fa * fb;
153         v_result := signed(to_slv(fresult));
154         if std_logic_vector(v_result) = x"7F800000" then
155             report "NAN value produced in alu from a: " & to_hstring(a) & ", b:
               ↪ " & to_hstring(b);
156         end if;
157
158     when ALU_FDIV =>
159         fa := to_float(a, float32'high, -float32'low);
160         fb := to_float(b, float32'high, -float32'low);
161         fresult := fa / fb;
162         v_result := signed(to_slv(fresult));
163
164     when ALU_FSQRT =>
165         fa := to_float(a, float32'high, -float32'low);
166         fresult := sqrt(fa);
167         v_result := signed(to_slv(fresult));
168
169     when ALU_FRECIP =>
170         fa := to_float(a, float32'high, -float32'low);
171         fresult := reciprocal(fa);
172         v_result := signed(to_slv(fresult));
173
174     when ALU_FEXP2 =>
175         -- Lacks implementation in VHDL 2008 support library
176         null;
177
178     when ALU_FLOG2 =>
179         -- Lacks implementation in VHDL 2008 support library
180         null;
181
182     when ALU_FMAX =>
183         fa := to_float(a, float32'high, -float32'low);
184         fb := to_float(b, float32'high, -float32'low);
185         fresult := maximum(fa, fb);

```

```

186         v_result := signed(to_slv(fresult));
187
188     when ALU_FNEG =>
189         fa := to_float(a, float32'high, -float32'low);
190         fresult := -fa;
191         v_result := signed(to_slv(fresult));
192
193     when ALU_FNE =>
194         -- Float not equal comparison
195         fa := to_float(a, float32'high, -float32'low);
196         fb := to_float(b, float32'high, -float32'low);
197         if fa /= fb then
198             v_result := to_signed(1, DATA_WIDTH);
199         else
200             v_result := to_signed(0, DATA_WIDTH);
201         end if;
202
203     when ALU_FLT =>
204         -- Float less than comparison
205         fa := to_float(a, float32'high, -float32'low);
206         fb := to_float(b, float32'high, -float32'low);
207         if fa < fb then
208             v_result := to_signed(1, DATA_WIDTH);
209         else
210             v_result := to_signed(0, DATA_WIDTH);
211         end if;
212
213     when ALU_FTOI =>
214         -- Float to signed integer
215         fa := to_float(a, float32'high, -float32'low);
216         v_result := to_signed(fa, DATA_WIDTH);
217
218     when ALU_FTOUI =>
219         -- Float to unsigned integer (stored in signed result)
220         fa := to_float(a, float32'high, -float32'low);
221         v_result := signed(std_logic_vector(to_unsigned(fa, DATA_WIDTH)));
222
223     when ALU_ITOF =>
224         -- Signed integer to float
225         fresult := to_float(signed(a), float32'high, -float32'low);
226         v_result := signed(to_slv(fresult));
227
228     when ALU_UITOF =>
229         -- Unsigned integer to float
230         fresult := to_float(unsigned(a), float32'high, -float32'low);
231         v_result := signed(to_slv(fresult));
232
233     when others =>

```

---

```

234         v_result := (others => '0');
235     end case;
236
237     -- Update result
238     result_internal <= std_logic_vector(v_result);
239
240     -- Update flags
241     if v_result = 0 then
242         zero_internal <= '1';
243     else
244         zero_internal <= '0';
245     end if;
246
247     negative_internal <= v_result(DATA_WIDTH-1);
248 end if;
249 end process;
250
251 -- Output assignments
252 result <= result_internal;
253 zero <= zero_internal;
254 negative <= negative_internal;
255 busy <= '0'; -- No multi-cycle operations in this simple version
256
257 end architecture rtl;

```

---

## A.10 Memory Stage

---

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.types_pkg.all;
5  use work.isa_pkg.all;
6
7  entity memory_stage is
8      port (
9          clk          : in std_logic;
10         rst          : in std_logic;
11
12         -- From execute stage
13         alu_result_in : in reg_data_t;
14         mem_addr_in   : in reg_data_t;
15         mem_data_in   : in reg_data_t;
16         rd_addr_in    : in reg_addr_t;
17
18         -- Control signals from execute
19         reg_write_en_in : in std_logic;

```

```

20     mem_read_in      : in  std_logic;
21     mem_write_in     : in  std_logic;
22
23     -- Thread info
24     thread_id_in      : in  thread_id_t;
25     inst_valid_in     : in  std_logic;
26
27     -- Outputs to writeback stage
28     wb_data_out       : out reg_data_t;
29     rd_addr_out       : out reg_addr_t;
30     reg_write_en_out  : out std_logic;
31
32     -- Thread info passthrough
33     thread_id_out     : out thread_id_t;
34     inst_valid_out    : out std_logic;
35
36     -- Forwarding output (for hazard handling)
37     fwd_data          : out reg_data_t;
38     fwd_addr          : out reg_addr_t;
39     fwd_valid         : out std_logic;
40
41     -- Shared memory interface (connected externally)
42     mem_addr_out      : out std_logic_vector(SHARED_MEM_ADDR_WIDTH-1 downto 0);
43     mem_data_out      : out std_logic_vector(31 downto 0);
44     mem_we_out        : out std_logic;
45     mem_re_out        : out std_logic;
46     mem_read_data_in  : in  std_logic_vector(31 downto 0);
47     mem_op_complete  : in  std_logic;
48     mem_op_stall      : in  std_logic;
49
50     -- Pipeline control
51     stall             : in  std_logic;
52     flush             : in  std_logic;
53     stall_out         : out std_logic -- Memory stage can cause stalls
54 );
55 end entity memory_stage;
56
57 architecture rtl of memory_stage is
58 begin
59     -- Single process for everything
60     main_process: process(clk)
61     -- State type
62     type mem_state_t is (IDLE, WAIT_MEM, COMPLETE);
63     variable mem_state : mem_state_t := IDLE;
64
65     -- Pipeline registers
66     variable alu_result_reg : reg_data_t := (others => '0');
67     variable rd_addr_reg    : reg_addr_t := (others => '0');

```

```

68     variable reg_write_en_reg : std_logic := '0';
69     variable thread_id_reg    : thread_id_t := 0;
70     variable inst_valid_reg   : std_logic := '0';
71     variable mem_read_reg     : std_logic := '0';
72
73     -- Helper variables
74     variable v_result_data    : reg_data_t;
75     variable v_mem_op_active  : boolean;
76
77 begin
78     if rising_edge(clk) then
79         if rst = '1' then
80             -- Reset state
81             mem_state := IDLE;
82             alu_result_reg := (others => '0');
83             rd_addr_reg := (others => '0');
84             reg_write_en_reg := '0';
85             thread_id_reg := 0;
86             inst_valid_reg := '0';
87             mem_read_reg := '0';
88
89             -- Clear outputs
90             wb_data_out <= (others => '0');
91             rd_addr_out <= (others => '0');
92             reg_write_en_out <= '0';
93             thread_id_out <= 0;
94             inst_valid_out <= '0';
95             fwd_data <= (others => '0');
96             fwd_addr <= (others => '0');
97             fwd_valid <= '0';
98             mem_addr_out <= (others => '0');
99             mem_data_out <= (others => '0');
100            mem_we_out <= '0';
101            mem_re_out <= '0';
102            stall_out <= '0';
103
104            elsif flush = '1' then
105                -- Flush pipeline
106                mem_state := IDLE;
107                inst_valid_reg := '0';
108                reg_write_en_reg := '0';
109
110                -- Clear outputs
111                wb_data_out <= (others => '0');
112                rd_addr_out <= (others => '0');
113                reg_write_en_out <= '0';
114                inst_valid_out <= '0';
115                fwd_valid <= '0';

```

```

116         mem_we_out <= '0';
117         mem_re_out <= '0';
118         stall_out <= '0';
119
120     else
121         -- Default outputs
122         stall_out <= '0';
123         inst_valid_out <= '0';
124         reg_write_en_out <= '0';
125
126         -- State machine
127         case mem_state is
128             when IDLE =>
129                 if stall = '0' then
130                     -- Capture inputs
131                     alu_result_reg := alu_result_in;
132                     rd_addr_reg := rd_addr_in;
133                     reg_write_en_reg := reg_write_en_in and inst_valid_in;
134                     thread_id_reg := thread_id_in;
135                     inst_valid_reg := inst_valid_in;
136                     mem_read_reg := mem_read_in;
137
138                     -- Check if memory operation is needed
139                     v_mem_op_active := inst_valid_in = '1' and (mem_read_in = '1' or
140                                     ⇨ mem_write_in = '1');
141
142                     if v_mem_op_active then
143                         -- Setup memory operation
144                         mem_addr_out <= mem_addr_in(SHARED_MEM_ADDR_WIDTH-1 downto 0);
145                         mem_data_out <= mem_data_in;
146                         mem_we_out <= mem_write_in;
147                         if mem_write_in = '1' then
148                             report "initiating mem write on thread " &
149                                     ⇨ integer'image(thread_id_in);
150                             report "MEM mem_data_out: " & to_hstring(mem_data_in);
151                             report "MEM mem_addr_out: " & integer'image(to_integer(
152                                     ⇨ unsigned(mem_addr_in(SHARED_MEM_ADDR_WIDTH-1
153                                     ⇨ downto 0))));
154                         end if;
155                         if mem_read_reg = '1' then
156                             report "initiating mem read on thread " &
157                                     ⇨ integer'image(thread_id_in);
158                         end if;
159                         mem_re_out <= mem_read_in;
160                         stall_out <= '1';
161                         mem_state := WAIT_MEM;
162                     else

```

```

158         mem_we_out <= '0';
159         mem_re_out <= '0';
160         -- No memory operation, pass through
161         if inst_valid_reg = '1' then
162             -- report "MEM: PASSING THROUGH ALU RES";
163             -- report "MEM: alu_result_in: " & integer'image(to_int_
164             ↪ eger(unsigned(alu_result_in)));
165             -- report "MEM: alu_result_reg: " & integer'image(to_in_
166             ↪ teger(unsigned(alu_result_reg)));
167             wb_data_out <= alu_result_reg;
168             rd_addr_out <= rd_addr_reg;
169             reg_write_en_out <= reg_write_en_reg;
170             thread_id_out <= thread_id_reg;
171             inst_valid_out <= '1';
172         end if;
173     end if;
174 when WAIT_MEM =>
175     -- Wait for memory operation to complete
176     if mem_op_complete = '1' then
177         mem_we_out <= '0';
178         mem_re_out <= '0';
179
180         mem_state := COMPLETE;
181     else
182         stall_out <= '1';
183     end if;
184
185 when COMPLETE =>
186     -- Output results
187     if thread_id_in < 8 then
188         report "completing mem op on thread: " &
189         ↪ integer'image(thread_id_in);
190     end if;
191     if mem_read_reg = '1' then
192         report "mem read: " & to_hstring(mem_read_data_in);
193         v_result_data := mem_read_data_in;
194     else
195         v_result_data := alu_result_reg;
196     end if;
197
198     wb_data_out <= v_result_data;
199     rd_addr_out <= rd_addr_reg;
200     reg_write_en_out <= reg_write_en_reg;
201     thread_id_out <= thread_id_reg;
202     inst_valid_out <= '1';

```

---

```

202
203         -- Return to IDLE
204         mem_state := IDLE;
205
206     end case;
207
208     -- Forwarding logic (independent of state machine)
209     fwd_valid <= '0';
210     if reg_write_en_reg = '1' and inst_valid_reg = '1' then
211         if mem_read_reg = '0' then
212             -- ALU result is available immediately
213             fwd_data <= alu_result_reg;
214             fwd_addr <= rd_addr_reg;
215             fwd_valid <= '1';
216         elsif mem_state = COMPLETE then
217             -- Memory read result is now available
218             fwd_data <= mem_data_in;
219             fwd_addr <= rd_addr_reg;
220             fwd_valid <= '1';
221         end if;
222     end if;
223
224 end if;
225 end if;
226 end process;
227
228 end architecture rtl;

```

---

## A.11 Writeback Stage

---

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use work.types_pkg.all;
5
6 entity writeback_stage is
7     port (
8         clk          : in  std_logic;
9         rst          : in  std_logic;
10
11         -- From memory stage
12         wb_data_in   : in  reg_data_t;
13         rd_addr_in   : in  reg_addr_t;
14         reg_write_en_in : in  std_logic;
15
16         -- Thread info

```

```

17     thread_id_in    : in  thread_id_t;
18     inst_valid_in   : in  std_logic;
19
20     -- Register file interface
21     rf_wr_enable    : out std_logic;
22     rf_wr_addr      : out reg_addr_t;
23     rf_wr_data      : out reg_data_t;
24     rf_thread_id    : out thread_id_t;
25
26     -- Forwarding output (for hazard handling)
27     fwd_data        : out reg_data_t;
28     fwd_addr        : out reg_addr_t;
29     fwd_valid       : out std_logic;
30
31     -- Pipeline control
32     stall           : in  std_logic;
33     flush           : in  std_logic;
34     inst_valid_out  : out std_logic
35 );
36 end entity writeback_stage;
37
38 architecture rtl of writeback_stage is
39 begin
40     -- Single process for everything
41     main_process: process(clk)
42     -- Variables for cleaner code
43     variable v_write_enable : std_logic;
44     variable v_write_addr   : reg_addr_t;
45     variable v_write_data   : reg_data_t;
46     variable v_thread_id    : thread_id_t;
47
48     begin
49         if rising_edge(clk) then
50             if rst = '1' then
51                 -- Reset all outputs
52                 rf_wr_enable <= '0';
53                 rf_wr_addr   <= (others => '0');
54                 rf_wr_data   <= (others => '0');
55                 rf_thread_id <= 0;
56                 fwd_data     <= (others => '0');
57                 fwd_addr     <= (others => '0');
58                 fwd_valid    <= '0';
59                 inst_valid_out <= '0';
60
61                 elsif flush = '1' then
62                     -- Flush pipeline - clear write enable to prevent invalid writes
63                     rf_wr_enable <= '0';
64                     fwd_valid    <= '0';

```

---

```

65
66     elsif stall = '0' then
67         -- Normal operation - capture inputs
68         v_write_enable := reg_write_en_in and inst_valid_in;
69         v_write_addr   := rd_addr_in;
70         v_write_data   := wb_data_in;
71         v_thread_id    := thread_id_in;
72
73         -- Drive register file write interface
74         rf_wr_enable <= v_write_enable;
75         rf_wr_addr   <= v_write_addr;
76         rf_wr_data   <= v_write_data;
77         rf_thread_id <= v_thread_id;
78
79         if (v_write_enable = '1') then
80             -- report "WB: writing data " & to_hstring(v_write_data);
81         end if;
82
83         inst_valid_out <= inst_valid_in;
84
85         -- Drive forwarding interface
86         -- Data is available for forwarding in the same cycle
87         fwd_data <= v_write_data;
88         fwd_addr <= v_write_addr;
89         fwd_valid <= v_write_enable;
90
91     else
92         -- Stalled - hold current state
93         -- Clear write enable to prevent repeated writes
94         rf_wr_enable <= '0';
95         -- Keep forwarding active if it was valid
96         -- (forwarding should remain available during stalls)
97     end if;
98 end if;
99 end process;
100
101 end architecture rtl;

```

---

## B Appendix B: Tinygrad Backend Extensions

### B.1 Rivyera Backend

---

```

1 from typing import Optional, Any, TYPE_CHECKING
2 import pickle, base64, itertools, time, struct, sys, os
3 import ctypes

```

```

4 from tinygrad.dtype import DType, dtypes, ImageDType, PtrDType, truncate
5 from tinygrad.helpers import all_same, getenv, flatten, get_single_element, DEBUG
6 from tinygrad.device import Compiled, Compiler, Allocator, BufferSpec
7 from tinygrad.ops import exec_alu, Ops, UOp, UPat, GroupOp, PatternMatcher
8 from tinygrad.codegen.devectorizer import no_vectorized_alu
9 from tinygrad.renderer import Renderer
10 import functools
11 from tinygrad.runtime.support.compiler_riviera import RivieraCompiler
12 from tinygrad.runtime.autogen.riviera import (
13     se_getMachineCount, se_allocMachine, se_freeMachine, se_read, se_write, se_flush,
14     se_getSlotCount, se_getFPGACount, se_waitForData, se_program, se_deprogram,
15     struct__SE_OPTIONS_T, struct__SE_ADDR, se_routing_normal, se_write_sync,
16     ↪ se_write_async,
17     SE_STATUS, SeApiSuccess, SeReadActive, SeReadPassive, se_time_t, SE_ADDR_FPGA_ALL,
18     ↪ SE_ADDR_SLOT_ALL, size_t,
19     se_getControllerInfo, struct__SE_CONTROLLERINFO
20 )
21 # Command constants for FPGA communication
22 CMD_READ = 0x01 # Read data from FPGA buffer
23 CMD_WRITE = 0x02 # Write data to FPGA buffer
24 CMD_EXECUTE = 0x03 # Execute computation on FPGA
25 CMD_STATUS = 0x04 # Query execution status
26 CMD_LOAD_KERNEL = 0x05 # Load kernel onto FPGA
27 EXECUTION_STATUS_NOT_COMPLETED = 0x00
28 EXECUTION_STATUS_COMPLETED = 0x01
29
30 # Status codes for FPGA responses (simplified)
31 STATUS_OK = 0x01 # Operation completed successfully
32 STATUS_ERROR = 0xFF # Operation failed
33
34 class RivieraRenderer(Renderer):
35     device = "RIVYERA"
36     supports_float4 = False
37     has_local=False
38
39     # Add extra_matcher to force devectorization
40     extra_matcher = PatternMatcher([
41         # Force all ALU operations to be devectorized
42         (UPat((*GroupOp.ALU, Ops.CAST, Ops.BITCAST, Ops.ASSIGN), name="alu"),
43          ↪ no_vectorized_alu),
44         # Force WHERE operations to be devectorized
45         (UPat(Ops.WHERE, name="alu"), no_vectorized_alu),
46     ])
47
48     def render(self, uops: list[UOp]) -> str:

```

```

48     # Simplified: only encode UOps for the compiler
49     return base64.b64encode(pickle.dumps(uops)).decode()
50
51 class RivyeraProgram:
52     def __init__(self, dev: 'RivyeraDevice', name: str, lib: bytes):
53         self.dev = dev
54         self.lib = lib
55         self.name = name
56
57     def __call__(self, *bufs, global_size=(1,1,1), local_size=(1,1,1), vals=(),
58         ↪ wait=False):
59         # Execute on FPGA cluster via Rivyera API
60         cores_enabled = local_size[0]
61         return self.dev.rivyera_execute(self.lib, bufs, vals, cores_enabled=cores_enabled,
62             ↪ wait=wait)
63
64 # TODO create class for allocated buffers (refactor)
65 # TODO create function for sending out commands (refactor)
66
67 class RivyeraAllocator(Allocator):
68     def __init__(self, dev: 'RivyeraDevice'):
69         self.dev = dev
70         self.allocated_buffers = {} # Track allocated buffers: buf_id -> {address, size,
71             ↪ fpga_slot, fpga_num}
72         self.free_segments = [] # List of free memory segments: [(address, size), ...]
73         self.next_buffer_id = 0 # Next buffer ID to assign
74
75         # Initialize with a single large free segment (e.g., 256KB of BRAM)
76         TOTAL_MEMORY_SIZE = 256 * 1024 # 256KB
77         self.free_segments.append((0, TOTAL_MEMORY_SIZE))
78
79         super().__init__()
80
81     def _alloc(self, size, options=None):
82         # Allocate memory on the FPGA cluster
83         buf_id = self.rivyera_alloc_memory(size)
84         return buf_id
85
86     def _free(self, opaque, options: BufferSpec):
87         # Free allocated memory
88         self.rivyera_free_memory(opaque)
89
90     def _copyin(self, dest, src: memoryview):
91         # Copy from host to device
92         self.rivyera_copy_to_device(dest, src, len(src))
93
94     def _copyout(self, dest: memoryview, src):

```

```

92     # Copy from device to host
93     self.rivyera_copy_from_device(dest, src, len(dest))
94
95     def rivyera_alloc_memory(self, size):
96         # Round up size to 8-byte boundary
97         aligned_size = (size + 7) & ~7
98
99         # Find the smallest free segment that can fit the requested size
100        suitable_segments = []
101        for i, (addr, seg_size) in enumerate(self.free_segments):
102            # Calculate aligned address within this segment
103            aligned_addr = (addr + 7) & ~7
104            # Calculate how much space we lose due to alignment
105            alignment_waste = aligned_addr - addr
106            # Check if we still have enough space after alignment
107            if seg_size >= aligned_size + alignment_waste:
108                suitable_segments.append((i, addr, seg_size, aligned_addr, alignment_waste))
109
110        if not suitable_segments:
111            raise RuntimeError(f"Out of memory: cannot allocate {size} bytes (aligned to
112                               ↪ {aligned_size} bytes)")
113
114        # Sort by effective size (segment size minus alignment waste) to get the smallest
115        ↪ suitable segment
116        suitable_segments.sort(key=lambda x: x[2] - x[4])
117        segment_idx, segment_addr, segment_size, aligned_addr, alignment_waste =
118        ↪ suitable_segments[0]
119
120        # Remove the segment from free list
121        self.free_segments.pop(segment_idx)
122
123        # Handle fragments before and after the allocation
124        fragments = []
125
126        # Fragment before the aligned allocation (due to alignment)
127        if alignment_waste > 0:
128            fragments.append((segment_addr, alignment_waste))
129
130        # Fragment after the allocation
131        used_space = alignment_waste + aligned_size
132        if segment_size > used_space:
133            remainder_addr = segment_addr + used_space
134            remainder_size = segment_size - used_space
135            fragments.append((remainder_addr, remainder_size))
136
137        # Add fragments back to free list
138        self.free_segments.extend(fragments)

```

```

136
137     # Create address for command
138     addr = self._create_addr()
139
140     # Allocate buffer ID and track the allocation
141     buf_id = self.next_buffer_id
142     self.allocated_buffers[buf_id] = {
143         "address": aligned_addr,
144         "size": aligned_size, # Store the aligned size
145         "fpga_slot": addr.slot,
146         "fpga_num": addr.fpga
147     }
148
149     self.next_buffer_id += 1
150     return buf_id
151
152 def rivyera_free_memory(self, buf_id):
153     # Free a buffer on the FPGA
154     if buf_id not in self.allocated_buffers:
155         return
156
157     buffer_info = self.allocated_buffers[buf_id]
158
159     # Add the freed memory back to the free segments list
160     self.free_segments.append((buffer_info["address"], buffer_info["size"]))
161
162     # Merge adjacent free segments to reduce fragmentation
163     self._merge_free_segments()
164
165     # Remove from tracking
166     del self.allocated_buffers[buf_id]
167
168 def _merge_free_segments(self):
169     """Merge adjacent free segments to reduce fragmentation"""
170     if len(self.free_segments) <= 1:
171         return
172
173     # Sort segments by address
174     self.free_segments.sort(key=lambda x: x[0])
175
176     # Merge adjacent segments
177     merged = []
178     current_addr, current_size = self.free_segments[0]
179
180     for addr, size in self.free_segments[1:]:
181         if current_addr + current_size == addr:
182             # Adjacent segments, merge them
183             current_size += size

```

```

184         else:
185             # Non-adjacent, save current and start new
186             merged.append((current_addr, current_size))
187             current_addr, current_size = addr, size
188
189     # Don't forget the last segment
190     merged.append((current_addr, current_size))
191
192     self.free_segments = merged
193
194 def rivyera_copy_to_device(self, dest_id, src, size):
195     # Copy data from host to device buffer
196     if dest_id not in self.allocated_buffers:
197         raise ValueError(f"Invalid buffer ID: {dest_id}")
198
199     buffer_info = self.allocated_buffers[dest_id]
200
201     # Create address
202     fpga_addr = self._create_addr(
203         slot=buffer_info["fpga_slot"],
204         fpga=buffer_info["fpga_num"]
205     )
206
207     # For simplicity, transfer in one go if small enough
208     # Otherwise chunk it
209     CHUNK_SIZE = 256 # 256 words = 2KB chunks
210
211     dest_addr = buffer_info["address"]
212     remaining = size
213     offset = 0
214
215     while remaining > 0:
216         chunk_size = min(remaining, CHUNK_SIZE * 8)
217         words_needed = (chunk_size + 7) // 8
218
219         # Prepare command: CMD | buffer_id | offset | length | data...
220         total_words = 4 + words_needed
221         data = (ctypes.c_uint64 * total_words)()
222
223         data[0] = CMD_WRITE
224         data[1] = (dest_addr + offset) // 8
225         data[2] = chunk_size # Length in bytes
226         data[3] = 0 # empty third param
227
228         # Pack data
229         src_bytes = bytes(src[offset:offset+chunk_size])
230         for i in range(words_needed):
231             word_data = 0

```

```

232         for j in range(8):
233             if i*8+j < len(src_bytes):
234                 word_data |= src_bytes[i*8+j] << (j*8)
235             data[4+i] = word_data
236
237         # Send command and data
238         self._write_data(fpga_addr, data, total_words)
239
240         # Wait for response
241         time.sleep(0.01)
242         response = (ctypes.c_uint64 * 1)()
243         self._read_data_passive(fpga_addr, response, 1)
244
245         if response[0] != STATUS_OK:
246             raise RuntimeError(f"Failed to write buffer to FPGA")
247
248         offset += chunk_size
249         remaining -= chunk_size
250
251     def rivyera_copy_from_device(self, dest, src_id, size):
252         # Copy data from device to host
253         if src_id not in self.allocated_buffers:
254             raise ValueError(f"Invalid buffer ID: {src_id}")
255
256         buffer_info = self.allocated_buffers[src_id]
257
258         # Create address
259         addr = self._create_addr(
260             slot=buffer_info["fpga_slot"],
261             fpga=buffer_info["fpga_num"]
262         )
263
264         # Read in chunks
265         CHUNK_SIZE = 256 # 256 words = 2KB chunks
266
267         src_address = buffer_info["address"]
268         offset = 0
269         remaining = size
270
271         while remaining > 0:
272             chunk_size = min(remaining, CHUNK_SIZE * 8)
273             words_needed = (chunk_size + 7) // 8
274
275             # Send read command: CMD | buffer_id | offset | length
276             cmd_data = (ctypes.c_uint64 * 4)()
277             cmd_data[0] = CMD_READ
278             cmd_data[1] = (src_address + offset) // 8
279             cmd_data[2] = chunk_size # Length in bytes

```

```

280         cmd_data[3] = 0 # empty third param
281
282         self._write_data(addr, cmd_data, 4)
283
284         # Read response: status + data
285         time.sleep(0.02) # Give FPGA time to prepare data
286         response_words = 1 + words_needed
287         response = (ctypes.c_uint64 * response_words)()
288         self._read_data_passive(addr, response, response_words)
289
290         if response[0] != STATUS_OK:
291             raise RuntimeError(f"Failed to read buffer from FPGA")
292
293         # Unpack data
294         for i in range(words_needed):
295             word = response[i + 1]
296             for j in range(8):
297                 if offset + i*8 + j < size:
298                     dest[offset + i*8 + j] = (word >> (j*8)) & 0xFF
299
300             offset += chunk_size
301             remaining -= chunk_size
302
303     def _create_addr(self, slot=None, fpga=None):
304         """Create an address structure for Riviera"""
305         addr = struct__SE_ADDR()
306         addr.contr = 0
307         # Use device-specific slot and fpga if not provided
308         addr.slot = slot if slot is not None else self.dev.slot
309         addr.fpga = fpga if fpga is not None else self.dev.fpga_num
310         addr.reg = 0
311         return addr
312
313     def _write_data(self, addr, data, count):
314         """Write data array to Riviera"""
315         timeout = se_time_t(10000) # 10 second timeout
316         written = ctypes.c_uint64(0)
317         status = se_write(self.dev.machine_id, addr, data, count, ctypes.byref(written),
318             ↪ timeout)
319
320         if status != SeApiSuccess:
321             raise RuntimeError(f"Failed to write data to FPGA, status: {status}")
322
323         # Flush to ensure data is sent
324         se_flush(self.dev.machine_id, addr.contr, timeout)
325
326     def _read_data_passive(self, addr, data, count):
327         """Read data using passive mode (no read request)"""

```

```

327     timeout = se_time_t(10000) # 10 second timeout
328     read = ctypes.c_uint64(0)
329
330     # Use passive read - just read what's already there
331     status = se_read(
332         self.dev.machine_id, addr, data, count,
333         SeReadPassive, ctypes.byref(read), timeout
334     )
335
336     self.dev._total_words_read += count
337
338     if status != SeApiSuccess or read.value != count:
339         raise RuntimeError(f"Failed to read data from FPGA, status: {status}, read:
340             ↪ {read.value}/{count}")
341
342     class RivyeraDevice(Compiled):
343         # Add class-level tracking of all devices
344         devices: dict[str, 'RivyeraDevice'] = {}
345
346         def __init__(self, device: str):
347             # Parse device string to get FPGA index (e.g., "RIVYERA:0", "RIVYERA:1")
348             parts = device.split(":")
349             self._total_words_read = 0
350             self.fpga_index = int(parts[1]) if len(parts) > 1 else 0
351
352             # Initialize Rivyera resources
353             self.machine_count = se_getMachineCount()
354             if self.machine_count == 0:
355                 raise RuntimeError("No Rivyera machines found")
356             self.driver_name = "isim" if os.getenv("RIVYERA_SIM", "0") == "1" else "pcie"
357             self.machine_id = self._get_machine_id()
358             if self.machine_id is False:
359                 raise RuntimeError(f"Could not find machine id for RivyeraDevice with
360                     ↪ driver_name {self.driver_name}")
361
362             # Setup options
363             self.options = struct__SE_OPTIONS_T()
364             self.options.write_behavior = se_write_sync
365             self.options.routing_method = se_routing_normal
366
367             # Only allocate the machine once (shared across all FPGA instances)
368             if not RivyeraDevice.devices:
369                 status = se_allocMachine(self.machine_id, ctypes.byref(self.options))
370                 if status != SeApiSuccess:
371                     raise RuntimeError(f"Failed to allocate Rivyera machine, status: {status}")

```

```

372     # Get hardware information
373     self.slot_count = ctypes.c_uint32(0)
374     status = se_getSlotCount(self.machine_id, ctypes.byref(self.slot_count))
375     if status != SeApiSuccess:
376         self._cleanup()
377         raise RuntimeError(f"Failed to get slot count, status: {status}")
378
379     # Map available FPGAs
380     self.fpga_map = {}
381     total_fpgas = 0
382     for slot in range(self.slot_count.value):
383         fpga_count = ctypes.c_uint32(0)
384         status = se_getFPGACount(self.machine_id, slot, ctypes.byref(fpga_count))
385         if status == SeApiSuccess:
386             self.fpga_map[slot] = fpga_count.value
387             total_fpgas += fpga_count.value
388
389     # Validate FPGA index
390     if self.fpga_index >= total_fpgas:
391         raise RuntimeError(f"FPGA index {self.fpga_index} out of range, only
392             ↪ {total_fpgas} FPGAs available")
393
394     # Calculate slot and fpga number from linear index
395     current_idx = 0
396     for slot, fpga_count in self.fpga_map.items():
397         if current_idx + fpga_count > self.fpga_index:
398             self.slot = slot
399             self.fpga_num = self.fpga_index - current_idx
400             break
401         current_idx += fpga_count
402
403     # Program the specific FPGA if it's the first device
404     if not RivyeraDevice.devices and os.getenv("RIVYERA_DELAY_FPGA_PROGRAM", "0") !=
405         ↪ "1":
406         self._program_all_fpgas()
407
408     # Add execution tracking
409     self.pending_executions: list[tuple[int, struct__SE_ADDR]] = [] # (execution_id,
410         ↪ fpga_addr)
411     self.next_execution_id = 0
412
413     # Track this device instance
414     RivyeraDevice.devices[device] = self
415
416     # Initialize the base class with a device-specific allocator
417     super().__init__(device, RivyeraAllocator(dev=self), RivyeraRenderer(),
418         RivyeraCompiler(), functools.partial(RivyeraProgram, self))

```

```

416
417 def synchronize(self):
418     """Wait for all pending operations on this FPGA to complete"""
419     allocator = self.allocator
420
421     # Poll all pending executions
422     for exec_id, addr in self.pending_executions:
423         # Poll until complete
424         while True:
425             # Send status query
426             cmd_data = (ctypes.c_uint64 * 4)()
427             cmd_data[0] = CMD_STATUS
428             cmd_data[1] = exec_id
429             cmd_data[2] = 0
430             cmd_data[3] = 0
431
432             allocator._write_data(addr, cmd_data, 4)
433             time.sleep(0.001) # 1ms polling interval
434
435             response = (ctypes.c_uint64 * 2)()
436             allocator._read_data_passive(addr, response, 2)
437
438             if response[0] == STATUS_OK and response[1] == EXECUTION_STATUS_COMPLETED:
439                 break
440             elif response[0] == STATUS_ERROR:
441                 raise RuntimeError(f"Execution {exec_id} failed on FPGA")
442             # Otherwise, still running - continue polling
443
444     # Clear pending executions
445     self.pending_executions.clear()
446
447 @staticmethod
448 def synchronize_system():
449     for d in RivyeraDevice.devices: d.synchronize()
450
451 def _program_all_fpgas(self):
452     """Program all FPGAs with the pre-compiled bitstream"""
453     programming_file_path = self._get_programming_file_path()
454
455     if not os.path.exists(programming_file_path):
456         raise FileNotFoundError(f"Bitstream file not found: {programming_file_path}")
457
458     # Program all FPGAs
459     for slot in range(self.slot_count.value):
460         addr = struct__SE_ADDR()
461         addr.contr = 0
462         addr.slot = slot
463         addr.fpga = SE_ADDR_FPGA_ALL

```

```

464         addr.reg = 0
465
466         timeout = se_time_t(60000)
467         status = se_program(self.machine_id, addr, programming_file_path.encode(),
468                               ↪ timeout)
469
470         if status != SeApiSuccess:
471             self._cleanup()
472             raise RuntimeError(f"Failed to program FPGAs on slot {slot}, status:
473                               ↪ {status}")
474
475         print(f"Successfully programmed all FPGAs")
476         time.sleep(2.0)
477
478     def _get_programming_file_path(self):
479         """Get correct programming file path depending on if we are using isim or pcie"""
480         programming_file = "rivyera_accelerator.sim" if self.driver_name == "isim" else
481         ↪ "rivyera_accelerator_top.bit"
482         return os.path.join(
483             os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__)))),
484             "rivyera-accelerator", "fpga", "vhdl", programming_file
485         )
486
487     def _get_machine_id(self):
488         """Get correct machine_id depending on if we are using sim or pcie"""
489         for machine_id in range(self.machine_count):
490             controller_info = struct__SE_CONTROLLERINFO()
491             status = se_getControllerInfo(machine_id, 0, ctypes.byref(controller_info))
492             if status != SeApiSuccess:
493                 raise RuntimeError(f"Failed to fetch controller info for machine id
494                                   ↪ {machine_id}, status: {status}")
495             if ctypes.cast(controller_info.driver_name, ctypes.c_char_p).value.decode() ==
496                 ↪ self.driver_name:
497                 return machine_id
498         return False
499
500     def _cleanup(self):
501         # Free the machine if it was allocated
502         if hasattr(self, 'machine_id'):
503             # Deprogram FPGAs if they were programmed
504             if hasattr(self, 'fpga_map'):
505                 addr = struct__SE_ADDR()
506                 addr.contr = 0
507                 addr.slot = 0
508                 addr.fpga = SE_ADDR_FPGA_ALL
509                 addr.reg = 0
510                 se_deprogram(self.machine_id, addr)

```

```

506
507         se_freeMachine(self.machine_id)
508
509     def __del__(self):
510         self._cleanup()
511
512     def _load_kernel(self, lib:bytes):
513         allocator = self.allocator
514
515         # Create address
516         fpga_addr = struct__SE_ADDR()
517         fpga_addr.contr = 0
518         fpga_addr.slot = self.slot
519         fpga_addr.fpga = self.fpga_num
520         fpga_addr.reg = 0
521
522         # Write kernel into memory
523         buf_id = allocator._alloc(len(lib))
524         allocator.riviera_copy_to_device(buf_id, lib, len(lib))
525
526         # Send load kernel command
527         cmd_data = cmd_data = (ctypes.c_uint64 * 4)()
528         cmd_data[0] = CMD_LOAD_KERNEL # Cmd
529         cmd_data[1] = allocator.allocated_buffers[buf_id]["address"] // 8 # Kernel address
530         ↪ in 8-byte words
531         cmd_data[2] = allocator.allocated_buffers[buf_id]["size"] # Kernel size in bytes
532         cmd_data[3] = 0 # Empty third param
533
534         allocator._write_data(fpga_addr, cmd_data, 4)
535
536         # Read response
537         time.sleep(0.02)
538         response = (ctypes.c_uint64 * 1)()
539         allocator._read_data_passive(fpga_addr, response, 1)
540
541         if response[0] != STATUS_OK:
542             raise RuntimeError(f"Failed to load kernel into FPGA")
543
544     def _patch_kernel(self, lib:bytes, bufs):
545         allocator = self.allocator
546         # Parse kernel header
547         offset = 0
548         magic = struct.unpack('<I', lib[offset:offset+4])[0]
549         offset += 4
550
551         if magic != 0xDEADBEEF:
552             raise RuntimeError("Invalid kernel format")

```

```

553     num_placeholders = struct.unpack('<I', lib[offset:offset+4])[0]
554     offset += 4
555
556     # Read placeholder information
557     placeholders = []
558     for i in range(num_placeholders):
559         inst_idx, buf_idx, reg = struct.unpack('<III', lib[offset:offset+12])
560         placeholders.append((inst_idx, buf_idx, reg))
561         offset += 12
562
563     # Instructions start after header
564     instructions_start = offset
565     instructions = bytearray(lib[instructions_start:])
566
567     # Patch placeholders with actual buffer addresses
568     for inst_idx, buf_idx, reg in placeholders:
569         if buf_idx < len(bufs):
570             buf_id = bufs[buf_idx]
571             if buf_id in allocator.allocated_buffers:
572                 actual_addr = allocator.allocated_buffers[buf_id]["address"]
573                 # Since the system is addressed by 4-byte words, divide the address by 4
574                 word_addr = actual_addr // 4
575
576                 # Create LOAD_IMM instruction with actual address
577                 # For now, load lower 16 bits (we'd need multiple instructions for full
578                 # ↪ address)
579                 patched_inst = (0x11 << 26) | (reg << 21) | (0 << 16) | (word_addr & 0xFFFF)
580
581                 # Patch the instruction
582                 inst_offset = inst_idx * 4
583                 struct.pack_into('<I', instructions, inst_offset, patched_inst)
584             else:
585                 raise RuntimeError(f"Buffer {buf_idx} not found in allocated buffers")
586         else:
587             raise RuntimeError(f"Buffer index {buf_idx} out of range")
588
589     patched_kernel = bytes(instructions)
590     return patched_kernel
591
592 def rivyra_execute(self, lib:bytes, bufs, vals, cores_enabled=1, wait=False):
593     # Execute operations on specific FPGA
594     allocator = self.allocator
595
596     # Get execution ID
597     exec_id = self.next_execution_id
598     self.next_execution_id += 1
599
600     patched_kernel = self._patch_kernel(lib, bufs)

```

---

```

600
601     if DEBUG >= 2:
602         print("=" * 60)
603         print("PATCHED KERNEL DEBUG INFO:")
604         print(RivyeraCompiler.decode_and_display_instructions(patched_kernel,
605             ↪ patched=True))
606         print("=" * 60)
607
608     # Use device-specific FPGA address
609     addr = struct__SE_ADDR()
610     addr.contr = 0
611     addr.slot = self.slot
612     addr.fpga = self.fpga_num
613     addr.reg = 0
614
615     # Load the patched kernel
616     self._load_kernel(lib=patched_kernel)
617
618     # Send execute command
619     cmd_data = (ctypes.c_uint64 * 4)()
620     cmd_data[0] = CMD_EXECUTE
621     cmd_data[1] = exec_id
622     cmd_data[2] = cores_enabled
623     cmd_data[3] = 0
624
625     allocator._write_data(addr, cmd_data, 4)
626
627     # Read response
628     time.sleep(0.02)
629     response = (ctypes.c_uint64 * 1)()
630     allocator._read_data_passive(addr, response, 1)
631
632     # Track this execution
633     self.pending_executions.append((exec_id, addr))
634
635     if wait:
636         return self.synchronize()
637
638     return response[0] == STATUS_OK

```

---

## B.2 Rivyera Compiler

---

```

1 from typing import Optional, Any, TYPE_CHECKING
2 from collections import defaultdict
3 import pickle, base64, struct
4 from tinygrad.dtype import DType, dtypes

```

```

5 from tinygrad.device import Compiler
6 from tinygrad.ops import Ops, UOp, GroupOp
7
8 class RivyeraCompiler(Compiler):
9     def compile(self, src: str) -> bytes:
10         uops = pickle.loads(base64.b64decode(src))
11
12         # ISA definitions
13         OPS = {
14             # ALU
15             (Ops.ADD, 'int'): 0x01, (Ops.SUB, 'int'): 0x02, (Ops.MUL, 'int'): 0x03,
16             ↪ (Ops.IDIV, 'int'): 0x04,
17             (Ops.MOD, None): 0x05, (Ops.SHL, None): 0x06, (Ops.SHR, None): 0x07,
18             (Ops.AND, None): 0x08, (Ops.OR, None): 0x09, (Ops.XOR, None): 0x0A,
19             (Ops.NEG, 'int'): 0x0B, (Ops.CMPLT, 'int'): 0x0C, (Ops.CMPNE, 'int'): 0x0D,
20             ↪ (Ops.MAX, 'int'): 0x0E,
21             # Float
22             (Ops.ADD, 'float'): 0x12, (Ops.SUB, 'float'): 0x13, (Ops.MUL, 'float'): 0x14,
23             ↪ (Ops.FDIV, 'float'): 0x15,
24             (Ops.SQRT, 'float'): 0x16, (Ops.RECIP, 'float'): 0x17, (Ops.EXP2, 'float'):
25             ↪ 0x18, (Ops.LOG2, 'float'): 0x19,
26             (Ops.MAX, 'float'): 0x1A, (Ops.NEG, 'float'): 0x1B, (Ops.CMPNE, 'float'): 0x1C,
27             ↪ (Ops.CMPLT, 'float'): 0x1D,
28             # Cast
29             (Ops.CAST, 'f2i'): 0x1E, (Ops.CAST, 'f2u'): 0x1F, (Ops.CAST, 'i2f'): 0x22,
30             ↪ (Ops.CAST, 'u2f'): 0x23,
31             # Memory/Control
32             (Ops.LOAD, None): 0x20, (Ops.STORE, None): 0x21, (Ops.BARRIER, None): 0x3E,
33             ↪ (Ops.NOP, None): 0x3F,
34         }
35
36         (OP_PLACEHOLDER_BUFFER, OP_ADD, OP_SUB, OP_MUL, OP_DIV, OP_MOD, OP_SHL, OP_SHR,
37         OP_AND, OP_OR, OP_XOR, OP_NEG, OP_CMPLT, OP_CMPNE, OP_MAX, OP_MOV, OP_LOAD_IMM,
38         OP_FADD, OP_FSUB, OP_FMUL, OP_FDIV, OP_FSQRT, OP_FRECIP, OP_FEXP2, OP_FLOG2,
39         OP_FMAX, OP_FNEG, OP_FNE, OP_FLT, OP_FTOI, OP_FTOUI, OP_ITOF, OP_UITOF,
40         OP_LOAD, OP_STORE, OP_JMP, OP_JZ, OP_JNZ, OP_JLT, OP_JGE, OP_HALT, OP_BARRIER,
41         ↪ OP_NOP) = (
42         0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D,
43         ↪ 0x0E,
44         0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D,
45         ↪ 0x1E,
46         0x1F, 0x22, 0x23, 0x20, 0x21, 0x30, 0x31, 0x32, 0x33, 0x34, 0x3D, 0x3E, 0x3F)
47
48         J_OPS = {OP_JMP, OP_JZ, OP_JNZ, OP_JLT, OP_JGE}
49
50         # State
51         insts = []

```

```

41 ZERO_REG, TEMP_REG, SHIFT_REG, SPILL_REGA, SPILL_REGB, SPILL_REGC, SPILL_BASE,
   ↳ THREAD_ID = 0, 1, 2, 3, 4, 5, 30, 31
42 SPILL_REGISTERS = [SPILL_REGA, SPILL_REGB, SPILL_REGC]
43 RESERVED_REGISTERS = {ZERO_REG, TEMP_REG, SHIFT_REG, SPILL_REGA, SPILL_REGB,
   ↳ SPILL_REGC, SPILL_BASE, THREAD_ID}
44 MAX_MEMORY, SPILL_PER_CORE = 2560, 512
45
46 # Helpers
47 encode = lambda op, rd=0, rs1=0, rs2=0, imm=0: (op << 26) | (rd << 21) | (rs1 << 16) |
   ↳ (rs2 << 11) | (imm & 0xFFFF)
48 add_inst = lambda *args, **kwargs: insts.append(encode(*args, **kwargs)) or
   ↳ len(insts) - 1
49
50 def get_op(uop):
51     dt = 'float' if dtypes.is_float(uop.dtype) else 'int'
52     if uop.op == Ops.CAST:
53         src_f, dst_f = dtypes.is_float(uop.src[0].dtype), dtypes.is_float(uop.dtype)
54         cat = 'f2u' if src_f and not dst_f and dtypes.is_unsigned(uop.dtype) else \
55             'f2i' if src_f and not dst_f else \
56             'u2f' if not src_f and dst_f and dtypes.is_unsigned(uop.src[0].dtype)
   ↳ else \
57             'i2f' if not src_f and dst_f else None
58     return OPS.get((Ops.CAST, cat), OP_MOV)
59     return OPS.get((uop.op, dt), OPS.get((uop.op, None), 0))
60
61 # Live range analysis of the uops
62 live_start = {} # uop -> first declaration
63 live_end = {} # uop -> last use
64 for i, uop in enumerate(uops):
65     live_start[uop] = i
66     for src in uop.src: live_end[src] = i
67 # Extend lifetimes for variables whose intervals are within a loop
68 loop_ends = {}
69 stack = []
70 for i, uop in enumerate(uops):
71     if uop.op is Ops.RANGE: stack.append(i)
72     elif uop.op is Ops.ENDRANGE and stack:
73         start = stack.pop()
74         end = i
75         loop_ends[start] = end
76         for j in stack:
77             if j in loop_ends: loop_ends[j] = max(loop_ends[j], end)
78 for i, uop in enumerate(uops):
79     for start, end in loop_ends.items():
80         if start <= i <= end:
81             for src in uop.src:
82                 if src in live_end: live_end[src] = max(live_end[src], end)

```

---

```

83     # Global register allocation through the use of linear scan (Poletto, Sarkar)
84     active_uops = set() # set of currently active uops
85     registers = {} # uop -> register
86     spill_locations = {} # uop -> stack location
87     free_regs = set(range(32)) - RESERVED_REGISTERS
88     next_spill_slot = 0
89     def expire_old_intervals(i):
90         for uop in sorted(list(active_uops), key=lambda uop: live_end[uop]):
91             if live_end[uop] >= i:
92                 return
93             active_uops.remove(uop)
94             free_regs.add(registers[uop])
95
96     def spill_at_interval(i):
97         nonlocal next_spill_slot
98         spill = sorted(list(active_uops), key=lambda uop: live_end[uop])[-1]
99         if live_end[spill] > live_end[uops[i]]:
100             registers[uops[i]] = registers[spill]
101             spill_locations[spill] = next_spill_slot
102             active_uops.remove(spill)
103             active_uops.add(uops[i])
104         else:
105             spill_locations[uops[i]] = next_spill_slot
106             next_spill_slot += 1
107
108     # Allocate all the registers
109     for i, uop in enumerate(uops):
110         if uop.op in [Ops.STORE, Ops.ENDRANGE, Ops.BARRIER, Ops.SINK]:
111             continue
112         expire_old_intervals(i)
113         if not free_regs:
114             spill_at_interval(i)
115         else:
116             reg = free_regs.pop()
117             registers[uop] = reg
118             active_uops.add(uop)
119
120     used_spill_registers = defaultdict(set)
121     def prepare_register(uop, idx):
122         if uop in registers:
123             return registers[uop]
124         else:
125             reg = [spill_reg for spill_reg in SPILL_REGISTERS if spill_reg not in
126                    ↪ used_spill_registers[idx]][0]
127             used_spill_registers[idx].add(reg)
128             add_inst(OP_LOAD, reg, SPILL_BASE, imm=spill_locations[uop])
129             return reg

```

```

130     def ensure_persisted(uop, reg):
131         if uop in spill_locations:
132             add_inst(OP_STORE, reg, SPILL_BASE, imm=spill_locations[uop])
133
134     # Initialize spill base calculation
135     spill_start = MAX_MEMORY - SPILL_PER_CORE
136     add_inst(OP_LOAD_IMM, 1, imm=spill_start)
137     add_inst(OP_LOAD_IMM, 2, imm=SPILL_PER_CORE)
138     add_inst(OP_MUL, 3, THREAD_ID, 2)
139     add_inst(OP_ADD, SPILL_BASE, 1, 3)
140
141     # Process UOps
142     loop_stack = []
143     for i, uop in enumerate(uops):
144         if uop.op is Ops.SINK:
145             add_inst(OP_HALT)
146
147         elif uop.op is Ops.CONST:
148             rd = prepare_register(uop, i)
149             val = struct.unpack('I', struct.pack('f', float(uop.arg)))[0] if
↳ dtypes.is_float(uop.dtype) else int(uop.arg) & 0xFFFFFFFF
150             add_inst(OP_LOAD_IMM, rd, imm=val » 16)
151             add_inst(OP_LOAD_IMM, SHIFT_REG, imm=16)
152             add_inst(OP_SHL, rd, rd, SHIFT_REG)
153             add_inst(OP_LOAD_IMM, TEMP_REG, imm=val & 0xFFFF)
154             add_inst(OP_OR, rd, rd, TEMP_REG)
155             ensure_persisted(uop, rd)
156
157         elif uop.op is Ops.DEFINE_GLOBAL:
158             rd = prepare_register(uop, i)
159             add_inst(OP_PLACEHOLDER_BUFFER, rd, 0, uop.arg)
160             ensure_persisted(uop, rd)
161
162         elif uop.op is Ops.SPECIAL:
163             rd = prepare_register(uop, i)
164             add_inst(OP_MOV, rd, THREAD_ID)
165             ensure_persisted(uop, rd)
166
167         elif uop.op in GroupOp.ALU:
168             rd = prepare_register(uop, i)
169             rs1 = prepare_register(uop.src[0], i)
170             rs2 = prepare_register(uop.src[1], i) if len(uop.src) > 1 else 0
171             add_inst(get_op(uop), rd, rs1, rs2)
172             ensure_persisted(uop, rd)
173
174         elif uop.op is Ops.INDEX:
175             rd = prepare_register(uop, i)
176             base = prepare_register(uop.src[0], i)

```

```

177         if len(uop.src) > 1:
178             add_inst(OP_ADD, rd, base, prepare_register(uop.src[1], i))
179         else:
180             add_inst(OP_MOV, rd, base)
181             ensure_persisted(uop, rd)
182
183     elif uop.op is Ops.LOAD:
184         rd = prepare_register(uop, i)
185         add_inst(OP_LOAD, rd, prepare_register(uop.src[0], i))
186         ensure_persisted(uop, rd)
187
188
189     elif uop.op is Ops.STORE:
190         add_inst(OP_STORE, prepare_register(uop.src[1], i),
191             ↪ prepare_register(uop.src[0], i))
192
193
194
195     elif uop.op is Ops.BARRIER:
196         add_inst(OP_BARRIER)
197
198
199
200     elif uop.op is Ops.RANGE:
201         counter_reg = prepare_register(uop, i)
202         loop_start_label = f"{i}"
203         loop_end_label = f"{i+0x7FFF}"
204         add_inst(OP_MOV, counter_reg, prepare_register(uop.src[0], i))
205         ensure_persisted(uop, counter_reg)
206         insts.append(loop_start_label)
207         add_inst(OP_CMPLT, TEMP_REG, counter_reg, prepare_register(uop.src[1], i))
208         add_inst(OP_JZ, TEMP_REG, imm=int(loop_end_label))
209         loop_stack.append((uop, loop_start_label, loop_end_label))
210
211
212     elif uop.op is Ops.ENDRANGE:
213         counter_uop, loop_start_label, loop_end_label = loop_stack.pop()
214         counter_reg = prepare_register(counter_uop, i)
215         add_inst(OP_LOAD_IMM, TEMP_REG, imm=1)
216         add_inst(OP_ADD, counter_reg, counter_reg, TEMP_REG)
217         ensure_persisted(counter_uop, counter_reg)
218         add_inst(OP_JMP, imm=int(loop_start_label))
219         insts.append(loop_end_label)
220
221
222     if not insts or (insts[-1] » 26) != OP_HALT:
223         add_inst(OP_HALT)
224
225
226 # Add nops
227 i = 0
228 while i < len(insts):
229     nops_needed = 5 if type(insts[i]) != str else 0
230     insts[i+1:i+1] = [encode(OP_NOP) for _ in range(nops_needed)]

```

```

224         i += nops_needed+1
225
226     # Patch labels
227     labels = {}
228     i = 0
229     while i < len(insts):
230         if type(insts[i]) == str:
231             label = int(insts[i])
232             labels[label] = i
233             del insts[i]
234         else:
235             i += 1
236     i = 0
237     while i < len(insts):
238         if insts[i] >> 26 in J_OPS:
239             target_label = insts[i] & 0xFFFF
240             target_addr = labels[target_label]
241             offset = (65536 + target_addr - i) % 65536
242             insts[i] = encode(insts[i] >> 26, (insts[i] >> 21) & 0x1F, imm=offset)
243         i += 1
244
245     # Create buffer placeholder metadata
246     placeholder_buffers = [(inst_idx, (inst >> 11) & 0x1F, (inst >> 21) & 0x1F) for
247         ↪ inst_idx, inst in enumerate(insts) if inst >> 26 == OP_PLACEHOLDER_BUFFER]
248
249     # Build binary
250     binary = struct.pack('<II', 0xDEADBEEF, len(placeholder_buffers))
251     for inst_idx, buf_idx, reg in placeholder_buffers:
252         binary += struct.pack('<III', inst_idx, buf_idx, reg)
253     for inst in insts:
254         binary += struct.pack('<I', inst)
255
256     return binary
257
258 @staticmethod
259 def decode_and_display_instructions(compiled_bytes: bytes, patched=True) -> str:
260     """
261     Decode compiled kernel and return a nicely formatted instruction listing for
262     ↪ debugging
263
264     Args:
265         compiled_bytes: The compiled kernel bytes from the compiler
266
267     Returns:
268         A formatted string showing all instructions with addresses, opcodes, and operands
269     """

```

```

269 # Opcode definitions (same as in compile method)
270 OPCODES = {
271     0x01: "ADD", 0x02: "SUB", 0x03: "MUL", 0x04: "DIV", 0x05: "MOD",
272     0x06: "SHL", 0x07: "SHR", 0x08: "AND", 0x09: "OR", 0x0A: "XOR",
273     0x0B: "NEG", 0x0C: "CMPLT", 0x0D: "CMPNE", 0x0E: "MAX",
274     0x10: "MOV", 0x11: "LOAD_IMM",
275
276     # Floating point operations
277     0x12: "FADD", 0x13: "FSUB", 0x14: "FMUL", 0x15: "FDIV",
278     0x16: "FSQRT", 0x17: "FRECIPI", 0x18: "FEXP2", 0x19: "FLOG2",
279     0x1A: "FMAX", 0x1B: "FNEG", 0x1C: "FNE", 0x1D: "FLT",
280     0x1E: "FTOI", 0x1F: "FTOUI", 0x22: "ITOF", 0x23: "UITOF",
281
282     0x20: "LOAD", 0x21: "STORE",
283     0x30: "JMP", 0x31: "JZ", 0x32: "JNZ", 0x33: "JLT", 0x34: "JGE",
284     0x3E: "BARRIER", 0x3F: "NOP", 0x3D: "HALT",
285     0x00: "PLACEHOLDER"
286 }
287
288 # Instructions that use I-type format (immediate operand)
289 I_TYPE_OPS = {0x11, 0x20, 0x21} # LOAD_IMM, LOAD, STORE
290
291 # Instructions that use J-type format (jump target)
292 J_TYPE_OPS = {0x30, 0x31, 0x32, 0x33, 0x34} # JMP, JZ, JNZ, JLT, JGE
293
294 def decode_instruction(instruction: int) -> tuple[str, str, str]:
295     """Decode a 32-bit instruction and return (opcode_name, operands, comments)"""
296     opcode = (instruction >> 26) & 0x3F
297     opcode_name = OPCODES.get(opcode, f"UNK_{opcode:02X}")
298
299     if opcode in J_TYPE_OPS:
300         # J-type: opcode(6) | target(26)
301         target = instruction & 0xFFFFF
302         operands = f"0x{target:06X}"
303         comments = f"target={target}"
304
305     elif opcode in I_TYPE_OPS:
306         # I-type: opcode(6) | rd(5) | rs1(5) | imm(16)
307         rd = (instruction >> 21) & 0x1F
308         rs1 = (instruction >> 16) & 0x1F
309         imm = instruction & 0xFFFF
310
311         # Sign extend 16-bit immediate
312         if imm & 0x8000:
313             imm_signed = imm - 0x10000
314         else:
315             imm_signed = imm
316

```

```

317         operands = f"r{rd}, r{rs1}, #{imm_signed}"
318         comments = f"rd=r{rd}, rs1=r{rs1}, imm={imm_signed} (0x{imm:04X})"
319
320     else:
321         # R-type: opcode(6) | rd(5) | rs1(5) | rs2(5) | unused(11)
322         rd = (instruction » 21) & 0x1F
323         rs1 = (instruction » 16) & 0x1F
324         rs2 = (instruction » 11) & 0x1F
325
326         if opcode == 0x3F: # NOP
327             operands = ""
328             comments = "no operation"
329         elif opcode == 0x3D: # HALT
330             operands = ""
331             comments = "halt execution"
332         elif opcode in {0x0B, 0x1B}: # NEG, FNEG (unary operations)
333             operands = f"r{rd}, r{rs1}"
334             comments = f"rd=r{rd}, rs1=r{rs1}"
335         else:
336             operands = f"r{rd}, r{rs1}, r{rs2}"
337             comments = f"rd=r{rd}, rs1=r{rs1}, rs2=r{rs2}"
338
339     return opcode_name, operands, comments
340
341 # Parse the compiled bytes
342 offset = 0
343 placeholders = []
344
345 if not patched:
346     # Read header
347     magic = struct.unpack('<I', compiled_bytes[offset:offset+4])[0]
348     offset += 4
349
350     if magic != 0xDEADBEEF:
351         return f"Error: Invalid magic number 0x{magic:08X}, expected 0xDEADBEEF"
352
353     num_placeholders = struct.unpack('<I', compiled_bytes[offset:offset+4])[0]
354     offset += 4
355     # Read placeholders
356     for i in range(num_placeholders):
357         inst_idx, buf_idx, reg = struct.unpack('<III',
358             ↪ compiled_bytes[offset:offset+12])
359         placeholders.append((inst_idx, buf_idx, reg))
360         offset += 12
361
362 # Read instructions
363 instructions = []
364 while offset < len(compiled_bytes):

```

---

```

364         inst = struct.unpack('<I', compiled_bytes[offset:offset+4])[0]
365         instructions.append(inst)
366         offset += 4
367
368     # Format the output
369     output = []
370     output.append("=" * 80)
371     output.append("RIVYERA INSTRUCTION LISTING")
372     output.append("=" * 80)
373     output.append("")
374
375     if placeholders:
376         output.append("BUFFER PLACEHOLDERS:")
377         for inst_idx, buf_idx, reg in placeholders:
378             output.append(f"  Instruction {inst_idx:3d}: Buffer {buf_idx} -> Register
379                           ↪ r{reg}")
380             output.append("")
381
382     output.append("INSTRUCTIONS:")
383     output.append("Addr      Hex          Opcode      Operands          ; Comments")
384     output.append("-" * 80)
385
386     for i, instruction in enumerate(instructions):
387         opcode_name, operands, comments = decode_instruction(instruction)
388
389         addr_str = f"{i:4d}:"
390         hex_str = f"0x{instruction:08X}"
391         opcode_str = f"{opcode_name:<10}"
392         operands_str = f"{operands:<18}"
393
394         # Mark placeholders
395         is_placeholder = any(inst_idx == i for inst_idx, _, _ in placeholders)
396         placeholder_mark = " *" if is_placeholder else "  "
397
398         line = f"{addr_str} {hex_str} {opcode_str} {operands_str} ;
399               ↪ {comments}{placeholder_mark}"
400         output.append(line)
401
402     output.append("-" * 80)
403     output.append(f"Total instructions: {len(instructions)}")
404
405     if placeholders:
406         output.append("* = Placeholder instruction (will be patched at runtime)")
407
408     output.append("=" * 80)
409
410     return "\n".join(output)

```

---

## C Appendix C: Functional Correctness Test

---

```

1 import os
2 os.environ["DEBUG"] = "6" # Enables verbose logging to see UOp tree and kernels
3 os.environ["RIVYERA"] = "1" # Forces Rivyera device usage
4 os.environ["RIVYERA_SIM"] = "1" # Enable FPGA simulation
5 os.environ["DISPLAY"] = ":1"
6
7 import unittest
8 import numpy as np
9 from tinygrad import Tensor, Device, dtypes
10 from tinygrad.helpers import getenv, CI
11 from tinygrad.device import is_dtype_supported
12 from tinygrad.ops import Ops, UOp
13 import time
14
15 @unittest.skipUnless(Device.DEFAULT == "RIVYERA" or "RIVYERA" in Device._devices, "RIVYERA
    ↳ device required")
16 class TestRivyeraOps(unittest.TestCase):
17     @classmethod
18     def setUpClass(cls):
19         """Set up the test class with Rivyera device"""
20         try:
21             cls.device = Device["RIVYERA:0"]
22             # Test basic device functionality
23             cls.device.synchronize()
24             print(f"Using Rivyera device: {cls.device}")
25         except Exception as e:
26             raise unittest.SkipTest(f"Rivyera device not available: {e}")
27
28     def setUp(self):
29         """Reset device state before each test"""
30         self.device.synchronize()
31
32     def test_matmul_1(self):
33         print("\n=== test_matmul_1 ===")
34         # Create test matrices
35         a_data = np.ones((4, 4), dtype=np.int32)
36         b_data = np.arange(1, 17, dtype=np.int32).reshape(4, 4)
37         expected_result = a_data * b_data
38         print(f"Matrix A:\n{a_data}")
39         print(f"Matrix B:\n{b_data}")
40         print(f"Expected A * B:\n{expected_result}")
41
42         # Create tensors on Rivyera device
43         a = Tensor(a_data, device="RIVYERA:0", dtype=dtypes.int32)
44         b = Tensor(b_data, device="RIVYERA:0", dtype=dtypes.int32)

```

```

45
46     # Perform elementwise multiplication
47     c = a * b
48
49     # Realize the computation (this triggers compilation and execution)
50     result = c.realize()
51
52     # Verify result
53     result_np = result.numpy()
54     print(f"Actual result:\n{result_np}")
55
56     # Check that results match expected values
57     np.testing.assert_allclose(result_np, expected_result, rtol=1e-5, atol=1e-6,
58                                err_msg="Elemwise Multiplication result doesn't match
59                                         ↪ expected")
60
61     print(" Matmul test 1 passed!")
62
63 def test_matmul_2(self):
64     print("\n=== test_matmul_2 ===")
65
66     # Create test matrices
67     a_data = np.eye(2, dtype=np.int32)
68     b_data = np.arange(1, 5, dtype=np.int32).reshape(2, 2)
69     expected_result = a_data @ b_data
70     print(f"Matrix A:\n{a_data}")
71     print(f"Matrix B:\n{b_data}")
72     print(f"Expected A @ B:\n{expected_result}")
73
74     # Create tensors on Rivyera device
75     a = Tensor(a_data, device="RIVYERA:0", dtype=dtypes.int32)
76     b = Tensor(b_data, device="RIVYERA:0", dtype=dtypes.int32)
77
78     # Perform elementwise multiplication
79     c = a @ b
80
81     # Realize the computation (this triggers compilation and execution)
82     result = c.realize()
83
84     # Verify result
85     result_np = result.numpy()
86     print(f"Actual result:\n{result_np}")
87
88     # Check that results match expected values
89     np.testing.assert_allclose(result_np, expected_result, rtol=1e-5, atol=1e-6,
90                                err_msg="Matrix Multiplication result doesn't match expected")
91
92     print(" Matmul test 2 passed!")

```

---

```

92
93     def tearDown(self):
94         """Clean up after each test"""
95         self.device.synchronize()
96
97     @classmethod
98     def tearDownClass(cls):
99         """Clean up the test class"""
100         if hasattr(cls, 'device'):
101             cls.device.synchronize()
102
103
104 if __name__ == '__main__':
105     unittest.main()

```

---

## D Appendix D: Timing Report

---

```

1 -----
2 Release 14.7 Trace (lin64)
3 Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
4
5 /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
6 3 -fastpaths -xml rivyera_accelerator_top.twx rivyera_accelerator_top.ncd -o
7 rivyera_accelerator_top.twr rivyera_accelerator_top.pcf
8
9 Design file: rivyera_accelerator_top.ncd
10 Physical constraint file: rivyera_accelerator_top.pcf
11 Device,package,speed: xc6slx150,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
12 Report level: verbose report
13
14 Environment Variable Effect
15 -----
16 NONE No environment variables were set
17 -----
18
19 INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
20 INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
21 option. All paths that are not constrained will be reported in the
22 unconstrained paths section(s) of the report.
23 INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on
24 a 50 Ohm transmission line loading model. For the details of this model,
25 and for more information on accounting for different loading conditions,
26 please see the device datasheet.
27
28 =====

```

```

29 Timing constraint: TS_CPI_CLK = PERIOD TIMEGRP "CPI_CLK" 10 ns HIGH 50%;
30 For more information, see Period Analysis in the Timing Closure User Guide (UG612).
31
32 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
33 0 timing errors detected. (0 component switching limit errors)
34 Minimum period is 3.334ns.
35 -----
36
37 Component Switching Limit Checks: TS_CPI_CLK = PERIOD TIMEGRP "CPI_CLK" 10 ns HIGH 50%;
38 -----
39 Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
40 Period: 10.000ns
41 Low pulse: 5.000ns
42 Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
43 Physical resource: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV/CLKIN1
44 Logical resource: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV/CLKIN1
45 Location pin: PLL_ADV_X0Y2.CLKIN2
46 Clock network: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
47 -----
48 Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
49 Period: 10.000ns
50 High pulse: 5.000ns
51 High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
52 Physical resource: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV/CLKIN1
53 Logical resource: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV/CLKIN1
54 Location pin: PLL_ADV_X0Y2.CLKIN2
55 Clock network: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
56 -----
57 Slack: 8.148ns (period - min period limit)
58 Period: 10.000ns
59 Min period limit: 1.852ns (539.957MHz) (Tp1lper_CLKIN(Finmax))
60 Physical resource: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV/CLKIN1
61 Logical resource: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV/CLKIN1
62 Location pin: PLL_ADV_X0Y2.CLKIN2
63 Clock network: SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
64 -----
65
66 =====
67 Timing constraint: TS_CNI_CLK = PERIOD TIMEGRP "CNI_CLK" 10 ns HIGH 50%;
68 For more information, see Period Analysis in the Timing Closure User Guide (UG612).
69
70 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
71 0 timing errors detected. (0 component switching limit errors)
72 Minimum period is 3.334ns.
73 -----
74
75 Component Switching Limit Checks: TS_CNI_CLK = PERIOD TIMEGRP "CNI_CLK" 10 ns HIGH 50%;
76 -----

```

```

77 Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
78   Period: 10.000ns
79   Low pulse: 5.000ns
80   Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
81   Physical resource: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV/CLKIN1
82   Logical resource: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV/CLKIN1
83   Location pin: PLL_ADV_X0Y3.CLKIN1
84   Clock network: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
85 -----
86 Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
87   Period: 10.000ns
88   High pulse: 5.000ns
89   High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
90   Physical resource: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV/CLKIN1
91   Logical resource: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV/CLKIN1
92   Location pin: PLL_ADV_X0Y3.CLKIN1
93   Clock network: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
94 -----
95 Slack: 8.148ns (period - min period limit)
96   Period: 10.000ns
97   Min period limit: 1.852ns (539.957MHz) (Tp1lper_CLKIN(Finmax))
98   Physical resource: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV/CLKIN1
99   Logical resource: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV/CLKIN1
100  Location pin: PLL_ADV_X0Y3.CLKIN1
101  Clock network: SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
102 -----
103
104 =====
105 Timing constraint: TS_SciEngines_API_Core_api_clk_mgmt_up_clkout1 = PERIOD
106 TIMEGRP          "SciEngines_API_Core_api_clk_mgmt_up_clkout1" TS_CPI_CLK PHASE
107      -0.416666667 ns HIGH 50%;
108 For more information, see Period Analysis in the Timing Closure User Guide (UG612).
109
110 87137019 paths analyzed, 37060 endpoints analyzed, 159 failing endpoints
111 159 timing errors detected. (159 setup errors, 0 hold errors, 0 component switching limit
    ↪ errors)
112 Minimum period is 15.943ns.
113 -----
114
115 Paths for end point
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
    ↪ (SLICE_X96Y92.DX), 5671927 paths
116 -----
117 Slack (setup path): -5.943ns (requirement - (data path - clock path skew + uncertainty))
118 Source:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)

```

```

119 Destination:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
    ↪ (FF)
120 Requirement:          10.000ns
121 Data Path Delay:      15.834ns (Levels of Logic = 6)(Component delays alone exceeds
    ↪ constraint)
122 Clock Path Skew:      -0.012ns (0.240 - 0.252)
123 Source Clock:         api_clk rising at -0.416ns
124 Destination Clock:    api_clk rising at 9.584ns
125 Clock Uncertainty:    0.097ns
126
127 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
128   Total System Jitter (TSJ): 0.070ns
129   Discrete Jitter (DJ):      0.181ns
130   Phase Error (PE):          0.000ns
131
132 Maximum Data Path at Slow Process Corner:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
133   Location              Delay type          Delay(ns)   Physical Resource
134                               Logical Resource(s)
135   -----
136   SLICE_X117Y86.AQ      Tcko              0.391
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
137                               user_core/multi_core_system/gen_cores[0]
    ↪ ].core_inst/id_stage/rs2_reg_1
138   SLICE_X109Y76.C6     net (fanout=219)    1.377
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
139   SLICE_X109Y76.C      Tilo              0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
140                               user_core/multi_core_system/gen_cores
    ↪ [0].core_inst/reg_file/Mmux_rf
    ↪ _rs2_addr[4]_registers[31][31]
    ↪ _wide_mux_2_OUT_913
141   SLICE_X106Y85.A5     net (fanout=1)      0.820   user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
142   SLICE_X106Y85.A      Tilo              0.205
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
143                               user_core/multi_core_system/gen_cores
    ↪ [0].core_inst/reg_file/Mmux_rf
    ↪ _rs2_addr[4]_registers[31][31]
    ↪ _wide_mux_2_OUT_44
144   SLICE_X109Y86.D3     net (fanout=1)      0.526   user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
145   SLICE_X109Y86.D      Tilo              0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>

```

```

146                                     user_core/multi_core_system/gen_cores[0]._
                                     ↳ core_inst/ex_stage/Mmux_alu_b51
147 DSP48_X2Y20.B13      net (fanout=11)      1.114
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
148 DSP48_X2Y20.P17      Tdspdo_B_P           3.748
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
149                                     user_core/multi_core_system/gen_cores[0].core_inst
                                     ↳ t/ex_stage/alu_inst/Mmult_n0100
150 DSP48_X2Y21.C0       net (fanout=1)        1.065 user_core/multi_core_system/gen_cor_
    ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
151 DSP48_X2Y21.PCOUT0   Tdspdo_C_PCOUT       2.689
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
152                                     user_core/multi_core_system/gen_cores[0].core_inst
                                     ↳ /ex_stage/alu_inst/Mmult_n01001
153 DSP48_X2Y22.PCIN0    net (fanout=1)        0.059 user_core/multi_core_system/gen_cor_
    ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_0
154 DSP48_X2Y22.P2       Tdspdo_PCIN_P        2.264
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
155                                     user_core/multi_core_system/gen_cores[0].core_inst
                                     ↳ /ex_stage/alu_inst/Mmult_n01002
156 SLICE_X96Y92.DX      net (fanout=2)        0.922
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<19>
157 SLICE_X96Y92.CLK     Tdick                 0.136
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
158                                     user_core/multi_core_system/gen_cores[0].core_inst
                                     ↳ t/ex_stage/mem_addr_reg_19_BRB3
159 -----
160 Total                                     15.834ns (9.951ns logic, 5.883ns route)
161                                     (62.8% logic, 37.2% route)
162
163 -----
164 Slack (setup path):    -5.943ns (requirement - (data path - clock path skew + uncertainty))
165 Source:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
166 Destination:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
    ↳ (FF)
167 Requirement:          10.000ns
168 Data Path Delay:       15.834ns (Levels of Logic = 6)(Component delays alone exceeds
    ↳ constraint)
169 Clock Path Skew:       -0.012ns (0.240 - 0.252)
170 Source Clock:          api_clk rising at -0.416ns
171 Destination Clock:     api_clk rising at 9.584ns
172 Clock Uncertainty:     0.097ns
173
174 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
175 Total System Jitter (TSJ): 0.070ns

```

```

176 Discrete Jitter (DJ):      0.181ns
177 Phase Error (PE):         0.000ns
178
179 Maximum Data Path at Slow Process Corner:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
180 Location          Delay type          Delay(ns)  Physical Resource
181                                     Logical Resource(s)
182 -----
183 SLICE_X117Y86.AQ    Tcko                      0.391
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
184                                     user_core/multi_core_system/gen_cores[0]
    ↪                                     ].core_inst/id_stage/rs2_reg_1
185 SLICE_X109Y76.C6    net (fanout=219)          1.377
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
186 SLICE_X109Y76.C    Tilo                      0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
187                                     user_core/multi_core_system/gen_cores
    ↪                                     [0].core_inst/reg_file/Mmux_rf
    ↪                                     _rs2_addr[4]_registers[31][31]
    ↪                                     _wide_mux_2_OUT_913
188 SLICE_X106Y85.A5    net (fanout=1)           0.820  user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
189 SLICE_X106Y85.A    Tilo                      0.205
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
190                                     user_core/multi_core_system/gen_cores
    ↪                                     [0].core_inst/reg_file/Mmux_rf
    ↪                                     _rs2_addr[4]_registers[31][31]
    ↪                                     _wide_mux_2_OUT_44
191 SLICE_X109Y86.D3    net (fanout=1)           0.526  user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
192 SLICE_X109Y86.D    Tilo                      0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
193                                     user_core/multi_core_system/gen_cores[0].
    ↪                                     core_inst/ex_stage/Mmux_alu_b51
194 DSP48_X2Y20.B13     net (fanout=11)          1.114
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
195 DSP48_X2Y20.P17     Tdspdo_B_P                3.748
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
196                                     user_core/multi_core_system/gen_cores[0].core_ins
    ↪                                     t/ex_stage/alu_inst/Mmult_n0100
197 DSP48_X2Y21.C0      net (fanout=1)           1.065  user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
198 DSP48_X2Y21.PCOUT9  Tdspdo_C_PCOUT            2.689
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
199                                     user_core/multi_core_system/gen_cores[0].core_inst
    ↪                                     /ex_stage/alu_inst/Mmult_n01001

```

```

200 DSP48_X2Y22.PCIN9    net (fanout=1)          0.059  user_core/multi_core_system/gen_cor_
    ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_9
201 DSP48_X2Y22.P2      Tdspdo_PCIN_P          2.264
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
202                                     user_core/multi_core_system/gen_cores[0].core_inst_
    ↳ /ex_stage/alu_inst/Mmult_n01002
203 SLICE_X96Y92.DX      net (fanout=2)          0.922
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<19>
204 SLICE_X96Y92.CLK     Tdick                  0.136
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
205                                     user_core/multi_core_system/gen_cores[0].core_inst_
    ↳ t/ex_stage/mem_addr_reg_19_BRB3
206 -----
207 Total                                     15.834ns (9.951ns logic, 5.883ns route)
208                                     (62.8% logic, 37.2% route)
209
210 -----
211 Slack (setup path):    -5.943ns (requirement - (data path - clock path skew + uncertainty))
212 Source:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
213 Destination:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
    ↳ (FF)
214 Requirement:          10.000ns
215 Data Path Delay:       15.834ns (Levels of Logic = 6)(Component delays alone exceeds
    ↳ constraint)
216 Clock Path Skew:       -0.012ns (0.240 - 0.252)
217 Source Clock:          api_clk rising at -0.416ns
218 Destination Clock:     api_clk rising at 9.584ns
219 Clock Uncertainty:     0.097ns
220
221 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
222 Total System Jitter (TSJ): 0.070ns
223 Discrete Jitter (DJ):   0.181ns
224 Phase Error (PE):       0.000ns
225
226 Maximum Data Path at Slow Process Corner:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
227 Location              Delay type          Delay(ns) Physical Resource
228                                     Logical Resource(s)
229 -----
230 SLICE_X117Y86.AQ      Tcko                  0.391
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
231                                     user_core/multi_core_system/gen_cores[0]
    ↳ ].core_inst/id_stage/rs2_reg_1

```

```

232 SLICE_X109Y76.C6      net (fanout=219)      1.377
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
233 SLICE_X109Y76.C      Tilo                  0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
234                                user_core/multi_core_system/gen_cores_
                                ↪ [0].core_inst/reg_file/Mmux_rf_
                                ↪ _rs2_addr[4]_registers[31][31]_
                                ↪ _wide_mux_2_OUT_913
235 SLICE_X106Y85.A5     net (fanout=1)        0.820 user_core/multi_core_system/gen_cor_
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
236 SLICE_X106Y85.A      Tilo                  0.205
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
237                                user_core/multi_core_system/gen_cores_
                                ↪ [0].core_inst/reg_file/Mmux_rf_
                                ↪ _rs2_addr[4]_registers[31][31]_
                                ↪ _wide_mux_2_OUT_44
238 SLICE_X109Y86.D3     net (fanout=1)        0.526 user_core/multi_core_system/gen_cor_
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
239 SLICE_X109Y86.D      Tilo                  0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
240                                user_core/multi_core_system/gen_cores[0]._
                                ↪ core_inst/ex_stage/Mmux_alu_b51
241 DSP48_X2Y20.B13      net (fanout=11)        1.114
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
242 DSP48_X2Y20.P17      Tdspdo_B_P          3.748
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
243                                user_core/multi_core_system/gen_cores[0].core_ins_
                                ↪ t/ex_stage/alu_inst/Mmult_n0100
244 DSP48_X2Y21.C0       net (fanout=1)        1.065 user_core/multi_core_system/gen_cor_
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
245 DSP48_X2Y21.PCOUT1   Tdspdo_C_PCOUT      2.689
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
246                                user_core/multi_core_system/gen_cores[0].core_inst_
                                ↪ /ex_stage/alu_inst/Mmult_n01001
247 DSP48_X2Y22.PCIN1    net (fanout=1)        0.059 user_core/multi_core_system/gen_cor_
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_1
248 DSP48_X2Y22.P2       Tdspdo_PCIN_P          2.264
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
249                                user_core/multi_core_system/gen_cores[0].core_inst_
                                ↪ /ex_stage/alu_inst/Mmult_n01002
250 SLICE_X96Y92.DX       net (fanout=2)        0.922
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<19>
251 SLICE_X96Y92.CLK     Tdick                  0.136
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_19_BRB3
252                                user_core/multi_core_system/gen_cores[0].core_ins_
                                ↪ t/ex_stage/mem_addr_reg_19_BRB3
253 -----

```

```

254      Total                                     15.834ns (9.951ns logic, 5.883ns route)
255                                           (62.8% logic, 37.2% route)
256
257 -----
258
259 Paths for end point
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
    ↳ (SLICE_X95Y89.BX), 5671927 paths
260 -----
261 Slack (setup path):      -5.856ns (requirement - (data path - clock path skew + uncertainty))
262 Source:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
263 Destination:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
    ↳ (FF)
264 Requirement:            10.000ns
265 Data Path Delay:        15.740ns (Levels of Logic = 6)
266 Clock Path Skew:        -0.019ns (0.233 - 0.252)
267 Source Clock:           api_clk rising at -0.416ns
268 Destination Clock:      api_clk rising at 9.584ns
269 Clock Uncertainty:      0.097ns
270
271 Clock Uncertainty:       0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
272   Total System Jitter (TSJ): 0.070ns
273   Discrete Jitter (DJ):    0.181ns
274   Phase Error (PE):       0.000ns
275
276 Maximum Data Path at Slow Process Corner:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
277   Location          Delay type          Delay(ns)   Physical Resource
278                                           Logical Resource(s)
279 -----
280 SLICE_X117Y86.AQ    Tcko                      0.391
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
281                                           user_core/multi_core_system/gen_cores[0]
    ↳ ].core_inst/id_stage/rs2_reg_1
282 SLICE_X109Y76.C6    net (fanout=219)      1.377
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
283 SLICE_X109Y76.C     Tilo                      0.259
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
284                                           user_core/multi_core_system/gen_cores
    ↳ [0].core_inst/reg_file/Mmux_rf
    ↳ _rs2_addr[4]_registers[31][31]
    ↳ _wide_mux_2_OUT_913
285 SLICE_X106Y85.A5    net (fanout=1)        0.820   user_core/multi_core_system/gen_cor
    ↳ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913

```

```

286 SLICE_X106Y85.A      Tilo      0.205
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
287                                user_core/multi_core_system/gen_cores
                                ↪ [0].core_inst/reg_file/Mmux_rf
                                ↪ _rs2_addr[4]_registers[31][31]
                                ↪ _wide_mux_2_OUT_44
288 SLICE_X109Y86.D3    net (fanout=1)    0.526 user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
289 SLICE_X109Y86.D      Tilo      0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
290                                user_core/multi_core_system/gen_cores[0].
                                ↪ core_inst/ex_stage/Mmux_alu_b51
291 DSP48_X2Y20.B13     net (fanout=11)    1.114
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
292 DSP48_X2Y20.P17     Tdspdo_B_P      3.748
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
293                                user_core/multi_core_system/gen_cores[0].core_inst
                                ↪ t/ex_stage/alu_inst/Mmult_n0100
294 DSP48_X2Y21.C0      net (fanout=1)    1.065 user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
295 DSP48_X2Y21.PCOUT0  Tdspdo_C_PCOUT    2.689
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
296                                user_core/multi_core_system/gen_cores[0].core_inst
                                ↪ /ex_stage/alu_inst/Mmult_n01001
297 DSP48_X2Y22.PCIN0   net (fanout=1)    0.059 user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_0
298 DSP48_X2Y22.P1      Tdspdo_PCIN_P    2.264
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
299                                user_core/multi_core_system/gen_cores[0].core_inst
                                ↪ /ex_stage/alu_inst/Mmult_n01002
300 SLICE_X95Y89.BX     net (fanout=2)    0.901
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<18>
301 SLICE_X95Y89.CLK    Tdick      0.063
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
302                                user_core/multi_core_system/gen_cores[0].core_inst
                                ↪ t/ex_stage/mem_addr_reg_18_BRB3
303 -----
304 Total      15.740ns (9.878ns logic, 5.862ns route)
305                                (62.8% logic, 37.2% route)
306
307 -----
308 Slack (setup path):  -5.856ns (requirement - (data path - clock path skew + uncertainty))
309 Source:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
310 Destination:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
    ↪ (FF)

```

```

311 Requirement:          10.000ns
312 Data Path Delay:      15.740ns (Levels of Logic = 6)
313 Clock Path Skew:      -0.019ns (0.233 - 0.252)
314 Source Clock:         api_clk rising at -0.416ns
315 Destination Clock:    api_clk rising at 9.584ns
316 Clock Uncertainty:    0.097ns
317
318 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
319   Total System Jitter (TSJ): 0.070ns
320   Discrete Jitter (DJ):     0.181ns
321   Phase Error (PE):         0.000ns
322
323 Maximum Data Path at Slow Process Corner:
324   ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
325   ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
326   Location          Delay type          Delay(ns)  Physical Resource
327   -----
328   SLICE_X117Y86.AQ    Tcko              0.391
329   ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
330   user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1
331   SLICE_X109Y76.C6    net (fanout=219)      1.377
332   ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
333   SLICE_X109Y76.C     Tilo              0.259
334   ↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
335   user_core/multi_core_system/gen_cores[0].core_inst/reg_file/Mmux_rf
336   ↳ [0].core_inst/reg_file/Mmux_rf
337   ↳ _rs2_addr[4]_registers[31][31]
338   ↳ _wide_mux_2_OUT_913
339   SLICE_X106Y85.A5    net (fanout=1)        0.820  user_core/multi_core_system/gen_cor
340   ↳ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
341   SLICE_X106Y85.A     Tilo              0.205
342   ↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
343   user_core/multi_core_system/gen_cores[0].core_inst/reg_file/Mmux_rf
344   ↳ [0].core_inst/reg_file/Mmux_rf
345   ↳ _rs2_addr[4]_registers[31][31]
346   ↳ _wide_mux_2_OUT_44
347   SLICE_X109Y86.D3    net (fanout=1)        0.526  user_core/multi_core_system/gen_cor
348   ↳ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
349   SLICE_X109Y86.D     Tilo              0.259
350   ↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
351   user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/Mmux_alu_b51
352   DSP48_X2Y20.B13    net (fanout=11)       1.114
353   ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>

```

```

339 DSP48_X2Y20.P17      Tdspdo_B_P      3.748
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
340                                user_core/multi_core_system/gen_cores[0].core_inst
    ↳ t/ex_stage/alu_inst/Mmult_n0100
341 DSP48_X2Y21.C0      net (fanout=1)      1.065 user_core/multi_core_system/gen_cor
    ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
342 DSP48_X2Y21.PCOUT9  Tdspdo_C_PCOUT      2.689
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
343                                user_core/multi_core_system/gen_cores[0].core_inst
    ↳ /ex_stage/alu_inst/Mmult_n01001
344 DSP48_X2Y22.PCIN9   net (fanout=1)      0.059 user_core/multi_core_system/gen_cor
    ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_9
345 DSP48_X2Y22.P1      Tdspdo_PCIN_P      2.264
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
346                                user_core/multi_core_system/gen_cores[0].core_inst
    ↳ /ex_stage/alu_inst/Mmult_n01002
347 SLICE_X95Y89.BX     net (fanout=2)      0.901
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<18>
348 SLICE_X95Y89.CLK    Tdick      0.063
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
349                                user_core/multi_core_system/gen_cores[0].core_inst
    ↳ t/ex_stage/mem_addr_reg_18_BRB3
350 -----
351 Total                  15.740ns (9.878ns logic, 5.862ns route)
352                        (62.8% logic, 37.2% route)
353
354 -----
355 Slack (setup path):    -5.856ns (requirement - (data path - clock path skew + uncertainty))
356 Source:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
357 Destination:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
    ↳ (FF)
358 Requirement:          10.000ns
359 Data Path Delay:        15.740ns (Levels of Logic = 6)
360 Clock Path Skew:        -0.019ns (0.233 - 0.252)
361 Source Clock:           api_clk rising at -0.416ns
362 Destination Clock:      api_clk rising at 9.584ns
363 Clock Uncertainty:      0.097ns
364
365 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
366 Total System Jitter (TSJ): 0.070ns
367 Discrete Jitter (DJ):   0.181ns
368 Phase Error (PE):       0.000ns
369

```

```

370 Maximum Data Path at Slow Process Corner:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
371 Location          Delay type          Delay(ns) Physical Resource
372                                     Logical Resource(s)
373 -----
374 SLICE_X117Y86.AQ    Tcko                                0.391
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
375                                     user_core/multi_core_system/gen_cores[0]
    ↪                                     ].core_inst/id_stage/rs2_reg_1
376 SLICE_X109Y76.C6    net (fanout=219)                    1.377
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
377 SLICE_X109Y76.C     Tilo                                0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
378                                     user_core/multi_core_system/gen_cores]
    ↪                                     [0].core_inst/reg_file/Mmux_rf]
    ↪                                     _rs2_addr[4]_registers[31][31]]
    ↪                                     _wide_mux_2_OUT_913
379 SLICE_X106Y85.A5    net (fanout=1)                      0.820 user_core/multi_core_system/gen_cor]
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
380 SLICE_X106Y85.A     Tilo                                0.205
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
381                                     user_core/multi_core_system/gen_cores]
    ↪                                     [0].core_inst/reg_file/Mmux_rf]
    ↪                                     _rs2_addr[4]_registers[31][31]]
    ↪                                     _wide_mux_2_OUT_44
382 SLICE_X109Y86.D3    net (fanout=1)                      0.526 user_core/multi_core_system/gen_cor]
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
383 SLICE_X109Y86.D     Tilo                                0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
384                                     user_core/multi_core_system/gen_cores[0].]
    ↪                                     core_inst/ex_stage/Mmux_alu_b51
385 DSP48_X2Y20.B13     net (fanout=11)                     1.114
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
386 DSP48_X2Y20.P17     Tdspdo_B_P                          3.748
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
387                                     user_core/multi_core_system/gen_cores[0].core_inst]
    ↪                                     t/ex_stage/alu_inst/Mmult_n0100
388 DSP48_X2Y21.C0      net (fanout=1)                      1.065 user_core/multi_core_system/gen_cor]
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
389 DSP48_X2Y21.PCOUT1  Tdspdo_C_PCOUT                      2.689
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
390                                     user_core/multi_core_system/gen_cores[0].core_inst]
    ↪                                     /ex_stage/alu_inst/Mmult_n01001
391 DSP48_X2Y22.PCIN1   net (fanout=1)                      0.059 user_core/multi_core_system/gen_cor]
    ↪ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_1

```

```

392 DSP48_X2Y22.P1      Tdspdo_PCIN_P      2.264
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
393                                user_core/multi_core_system/gen_cores[0].core_inst
    ↳ /ex_stage/alu_inst/Mmult_n01002
394 SLICE_X95Y89.BX      net (fanout=2)      0.901
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<18>
395 SLICE_X95Y89.CLK     Tdick              0.063
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_18_BRB3
396                                user_core/multi_core_system/gen_cores[0].core_inst
    ↳ t/ex_stage/mem_addr_reg_18_BRB3
397 -----
398 Total                15.740ns (9.878ns logic, 5.862ns route)
399                        (62.8% logic, 37.2% route)
400
401 -----
402
403 Paths for end point
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
    ↳ (SLICE_X97Y88.DX), 5671927 paths
404 -----
405 Slack (setup path):   -5.811ns (requirement - (data path - clock path skew + uncertainty))
406 Source:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
407 Destination:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
    ↳ (FF)
408 Requirement:         10.000ns
409 Data Path Delay:      15.693ns (Levels of Logic = 6)
410 Clock Path Skew:      -0.021ns (0.231 - 0.252)
411 Source Clock:         api_clk rising at -0.416ns
412 Destination Clock:    api_clk rising at 9.584ns
413 Clock Uncertainty:    0.097ns
414
415 Clock Uncertainty:     0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
416 Total System Jitter (TSJ): 0.070ns
417 Discrete Jitter (DJ):  0.181ns
418 Phase Error (PE):      0.000ns
419
420 Maximum Data Path at Slow Process Corner:
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
421 Location              Delay type          Delay(ns)  Physical Resource
422                                Logical Resource(s)
423 -----
424 SLICE_X117Y86.AQ      Tcko              0.391
    ↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>

```

```

425                                     user_core/multi_core_system/gen_cores[0]
                                     ↳ ].core_inst/id_stage/rs2_reg_1
426 SLICE_X109Y76.C6      net (fanout=219)      1.377
↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
427 SLICE_X109Y76.C      Tilo                    0.259
↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
428                                     user_core/multi_core_system/gen_cores]
                                     ↳ [0].core_inst/reg_file/Mmux_rf]
                                     ↳ _rs2_addr[4]_registers[31][31]]
                                     ↳ _wide_mux_2_OUT_913
429 SLICE_X106Y85.A5      net (fanout=1)          0.820 user_core/multi_core_system/gen_cor]
↳ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
430 SLICE_X106Y85.A      Tilo                    0.205
↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
431                                     user_core/multi_core_system/gen_cores]
                                     ↳ [0].core_inst/reg_file/Mmux_rf]
                                     ↳ _rs2_addr[4]_registers[31][31]]
                                     ↳ _wide_mux_2_OUT_44
432 SLICE_X109Y86.D3      net (fanout=1)          0.526 user_core/multi_core_system/gen_cor]
↳ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
433 SLICE_X109Y86.D      Tilo                    0.259
↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
434                                     user_core/multi_core_system/gen_cores[0].]
                                     ↳ core_inst/ex_stage/Mmux_alu_b51
435 DSP48_X2Y20.B13      net (fanout=11)          1.114
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
436 DSP48_X2Y20.P17      Tdspdo_B_P              3.748
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
437                                     user_core/multi_core_system/gen_cores[0].core_inst]
                                     ↳ t/ex_stage/alu_inst/Mmult_n0100
438 DSP48_X2Y21.C0      net (fanout=1)          1.065 user_core/multi_core_system/gen_cor]
↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
439 DSP48_X2Y21.PCOUT0   Tdspdo_C_PCOUT          2.689
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
440                                     user_core/multi_core_system/gen_cores[0].core_inst]
                                     ↳ /ex_stage/alu_inst/Mmult_n01001
441 DSP48_X2Y22.PCIN0    net (fanout=1)          0.059 user_core/multi_core_system/gen_cor]
↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_0
442 DSP48_X2Y22.P8      Tdspdo_PCIN_P            2.264
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
443                                     user_core/multi_core_system/gen_cores[0].core_inst]
                                     ↳ /ex_stage/alu_inst/Mmult_n01002
444 SLICE_X97Y88.DX      net (fanout=2)          0.854
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<25>
445 SLICE_X97Y88.CLK      Tdick                    0.063
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3

```

```

446                                     user_core/multi_core_system/gen_cores[0].core_inst/
                                     ↪ t/ex_stage/mem_addr_reg_25_BRB3
447 -----
448 Total                               15.693ns (9.878ns logic, 5.815ns route)
449                                     (62.9% logic, 37.1% route)
450
451 -----
452 Slack (setup path):    -5.811ns (requirement - (data path - clock path skew + uncertainty))
453 Source:
454   ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
455 Destination:
456   ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
457   ↪ (FF)
458 Requirement:          10.000ns
459 Data Path Delay:       15.693ns (Levels of Logic = 6)
460 Clock Path Skew:      -0.021ns (0.231 - 0.252)
461 Source Clock:         api_clk rising at -0.416ns
462 Destination Clock:    api_clk rising at 9.584ns
463 Clock Uncertainty:    0.097ns
464
465 Clock Uncertainty:     0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
466 Total System Jitter (TSJ): 0.070ns
467 Discrete Jitter (DJ):  0.181ns
468 Phase Error (PE):      0.000ns
469
470 Maximum Data Path at Slow Process Corner:
471   ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
472   ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
473
474 Location          Delay type          Delay(ns)  Physical Resource
475                                     Logical Resource(s)
476 -----
477 SLICE_X117Y86.AQ    Tcko                      0.391
478   ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
479                                     user_core/multi_core_system/gen_cores[0]
480                                     ↪ ].core_inst/id_stage/rs2_reg_1
481
482 SLICE_X109Y76.C6    net (fanout=219)        1.377
483   ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
484
485 SLICE_X109Y76.C     Tilo                      0.259
486   ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
487                                     user_core/multi_core_system/gen_cores
488                                     ↪ [0].core_inst/reg_file/Mmux_rf
489                                     ↪ _rs2_addr[4]_registers[31][31]
490                                     ↪ _wide_mux_2_OUT_913
491
492 SLICE_X106Y85.A5    net (fanout=1)          0.820  user_core/multi_core_system/gen_cor
493   ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
494
495 SLICE_X106Y85.A     Tilo                      0.205
496   ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>

```

```

478                                     user_core/multi_core_system/gen_cores_j
                                     ↳ [0].core_inst/reg_file/Mmux_rf_j
                                     ↳ _rs2_addr[4]_registers[31][31]_j
                                     ↳ _wide_mux_2_OUT_44
479 SLICE_X109Y86.D3      net (fanout=1)      0.526  user_core/multi_core_system/gen_cor_j
↳ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
480 SLICE_X109Y86.D      Tilo      0.259
↳ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
481                                     user_core/multi_core_system/gen_cores[0]._j
                                     ↳ core_inst/ex_stage/Mmux_alu_b51
482 DSP48_X2Y20.B13      net (fanout=11)      1.114
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
483 DSP48_X2Y20.P17      Tdspdo_B_P      3.748
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100
484                                     user_core/multi_core_system/gen_cores[0].core_ins_j
                                     ↳ t/ex_stage/alu_inst/Mmult_n0100
485 DSP48_X2Y21.C0      net (fanout=1)      1.065  user_core/multi_core_system/gen_cor_j
↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
486 DSP48_X2Y21.PCOUT9   Tdspdo_C_PCOUT      2.689
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
487                                     user_core/multi_core_system/gen_cores[0].core_inst_j
                                     ↳ /ex_stage/alu_inst/Mmult_n01001
488 DSP48_X2Y22.PCIN9    net (fanout=1)      0.059  user_core/multi_core_system/gen_cor_j
↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_9
489 DSP48_X2Y22.P8      Tdspdo_PCIN_P      2.264
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
490                                     user_core/multi_core_system/gen_cores[0].core_inst_j
                                     ↳ /ex_stage/alu_inst/Mmult_n01002
491 SLICE_X97Y88.DX      net (fanout=2)      0.854
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<25>
492 SLICE_X97Y88.CLK     Tdick      0.063
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
493                                     user_core/multi_core_system/gen_cores[0].core_ins_j
                                     ↳ t/ex_stage/mem_addr_reg_25_BRB3
494 -----
495 Total      15.693ns (9.878ns logic, 5.815ns route)
496                                     (62.9% logic, 37.1% route)
497 -----
498 -----
499 Slack (setup path):    -5.811ns (requirement - (data path - clock path skew + uncertainty))
500 Source:
↳ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 (FF)
501 Destination:
↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
↳ (FF)
502 Requirement:      10.000ns
503 Data Path Delay:   15.693ns (Levels of Logic = 6)

```

```

504 Clock Path Skew:          -0.021ns (0.231 - 0.252)
505 Source Clock:             api_clk rising at -0.416ns
506 Destination Clock:       api_clk rising at 9.584ns
507 Clock Uncertainty:        0.097ns
508
509 Clock Uncertainty:         0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
510   Total System Jitter (TSJ): 0.070ns
511   Discrete Jitter (DJ):     0.181ns
512   Phase Error (PE):         0.000ns
513
514 Maximum Data Path at Slow Process Corner:
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg_1 to
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
515   Location          Delay type          Delay(ns)  Physical Resource
516                                     Logical Resource(s)
517   -----
518 SLICE_X117Y86.AQ      Tcko              0.391
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<0>
519                                     user_core/multi_core_system/gen_cores[0]
    ↪                                     ].core_inst/id_stage/rs2_reg_1
520 SLICE_X109Y76.C6      net (fanout=219)    1.377
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/id_stage/rs2_reg<1>
521 SLICE_X109Y76.C       Tilo              0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_6<15>
522                                     user_core/multi_core_system/gen_cores
    ↪                                     [0].core_inst/reg_file/Mmux_rf
    ↪                                     _rs2_addr[4]_registers[31][31]
    ↪                                     _wide_mux_2_OUT_913
523 SLICE_X106Y85.A5      net (fanout=1)      0.820  user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_913
524 SLICE_X106Y85.A       Tilo              0.205
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_2<15>
525                                     user_core/multi_core_system/gen_cores
    ↪                                     [0].core_inst/reg_file/Mmux_rf
    ↪                                     _rs2_addr[4]_registers[31][31]
    ↪                                     _wide_mux_2_OUT_44
526 SLICE_X109Y86.D3      net (fanout=1)      0.526  user_core/multi_core_system/gen_cor
    ↪ es[0].core_inst/reg_file/Mmux_rf_rs2_addr[4]_registers[31][31]_wide_mux_2_OUT_44
527 SLICE_X109Y86.D       Tilo              0.259
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/reg_file/registers_17<15>
528                                     user_core/multi_core_system/gen_cores[0].
    ↪                                     core_inst/ex_stage/Mmux_alu_b51
529 DSP48_X2Y20.B13       net (fanout=11)      1.114
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_b<13>
530 DSP48_X2Y20.P17       Tdspdo_B_P        3.748
    ↪ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n0100

```

```

531                                     user_core/multi_core_system/gen_cores[0].core_inst |
                                          ↳ t/ex_stage/alu_inst/Mmult_n0100
532 DSP48_X2Y21.C0      net (fanout=1)      1.065 user_core/multi_core_system/gen_cor |
                                          ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n0100_P17_to_Mmult_n01001
533 DSP48_X2Y21.PCOUT1  Tdspdo_C_PCOUT      2.689
                                          ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01001
534                                     user_core/multi_core_system/gen_cores[0].core_inst |
                                          ↳ /ex_stage/alu_inst/Mmult_n01001
535 DSP48_X2Y22.PCIN1   net (fanout=1)      0.059 user_core/multi_core_system/gen_cor |
                                          ↳ es[0].core_inst/ex_stage/alu_inst/Mmult_n01001_PCOUT_to_Mmult_n01002_PCIN_1
536 DSP48_X2Y22.P8      Tdspdo_PCIN_P      2.264
                                          ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/Mmult_n01002
537                                     user_core/multi_core_system/gen_cores[0].core_inst |
                                          ↳ /ex_stage/alu_inst/Mmult_n01002
538 SLICE_X97Y88.DX     net (fanout=2)      0.854
                                          ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/alu_inst/n0100<25>
539 SLICE_X97Y88.CLK    Tdick              0.063
                                          ↳ user_core/multi_core_system/gen_cores[0].core_inst/ex_stage/mem_addr_reg_25_BRB3
540                                     user_core/multi_core_system/gen_cores[0].core_inst |
                                          ↳ t/ex_stage/mem_addr_reg_25_BRB3
541 -----
542 Total                                     15.693ns (9.878ns logic, 5.815ns route)
543                                     (62.9% logic, 37.1% route)
544 -----
545 -----
546
547 Hold Paths: TS_SciEngines_API_Core_api_clk_mgmt_up_clkout1 = PERIOD TIMEGRP
548             "SciEngines_API_Core_api_clk_mgmt_up_clkout1" TS_CPI_CLK PHASE
549             -0.416666667 ns HIGH 50%;
550 -----
551
552 Paths for end point SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvf |
                                          ↳ ifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6
                                          ↳ (SLICE_X85Y133.CX), 1 path
553 -----
554 Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
555 Source:                SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gco |
                                          ↳ nvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
556 Destination:          SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gco |
                                          ↳ nvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6 (FF)
557 Requirement:          0.000ns
558 Data Path Delay:       0.459ns (Levels of Logic = 0)
559 Clock Path Skew:       0.166ns (0.716 - 0.550)
560 Source Clock:          SciEngines_API_Core/clk_int rising at 9.584ns
561 Destination Clock:     api_clk rising at 9.584ns
562 Clock Uncertainty:     0.217ns
563

```

```

564 Clock Uncertainty:          0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
565   Total System Jitter (TSJ):  0.070ns
566   Discrete Jitter (DJ):       0.181ns
567   Phase Error (PE):           0.120ns
568
569 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/core/api_output_fifo/U0/x
↳ st_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to
↳ SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
↳ gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6
570 Location          Delay type          Delay(ns)  Physical Resource
571                                     Logical Resource(s)
572 -----
573 SLICE_X83Y133.DQ    Tcko              0.198  SciEngines_API_Core/core/api_output_fi
↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
574                                     SciEngines_API_Core/core/api_output_f
↳ ifo/U0/xst_fifo_generator/gcon
↳ vfifo.rf/grf.rf/gntv_or_sync_f
↳ ifo.gcx.clkx/wr_pntr_gc_6
575 SLICE_X85Y133.CX    net (fanout=1)      0.202
↳ SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.r
↳ f/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
576 SLICE_X85Y133.CLK   Tckdi          (-Th)   -0.059
↳ SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.r
↳ f/gntv_or_sync_fifo.gcx.clkx/wr_q<1><7>
577                                     SciEngines_API_Core/core/api_output_fifo/U0/xst_f
↳ ifo_generator/gconvfifo.rf/grf
↳ .rf/gntv_or_sync_fifo.gcx.clkx
↳ /gsync_stage[1].rd_stg_inst/Q_6
578 -----
579 Total              0.459ns (0.257ns logic, 0.202ns route)
580                    (56.0% logic, 44.0% route)
581
582 -----
583
584 Paths for end point SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfi
↳ fo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4
↳ (SLICE_X97Y124.AX), 1 path
585 -----
586 Slack (hold path):  0.125ns (requirement - (clock path skew + uncertainty - data path))
587 Source:             SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
588 Destination:       SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4 (FF)
589 Requirement:       0.000ns
590 Data Path Delay:    0.506ns (Levels of Logic = 0)
591 Clock Path Skew:    0.164ns (0.800 - 0.636)
592 Source Clock:       SciEngines_API_Core/clk_int rising at 9.584ns

```

```

593 Destination Clock:    api_clk rising at 9.584ns
594 Clock Uncertainty:    0.217ns
595
596 Clock Uncertainty:      0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
597   Total System Jitter (TSJ):  0.070ns
598   Discrete Jitter (DJ):       0.181ns
599   Phase Error (PE):           0.120ns
600
601 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/core/api_input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to
    ↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
    ↳ ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4
602   Location              Delay type          Delay(ns)  Physical Resource
603                               Logical Resource(s)
604   -----
605   SLICE_X97Y126.CMUX    Tshcko              0.244  SciEngines_API_Core/core/api_input_fi
    ↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><5>
606                               SciEngines_API_Core/core/api_input_fi
    ↳ fo/U0/xst_fifo_generator/gconv
    ↳ fifo.rf/grf.rf/gntv_or_sync_fi
    ↳ fo.gcx.clkx/rd_pntr_gc_4
607   SLICE_X97Y124.AX      net (fanout=1)        0.203
    ↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
    ↳ /gntv_or_sync_fifo.gcx.clkx/rd_q<0><4>
608   SLICE_X97Y124.CLK     Tckdi          (-Th)   -0.059  SciEngines_API_Core/core/api_input_fi
    ↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><7>
609                               SciEngines_API_Core/core/api_input_fifo/U0/xst_f
    ↳ ifo_generator/gconvfifo.rf/grf
    ↳ .rf/gntv_or_sync_fifo.gcx.clkx
    ↳ /gsync_stage[1].wr_stg_inst/Q_4
610   -----
611   Total                  0.506ns (0.303ns logic, 0.203ns route)
612                               (59.9% logic, 40.1% route)
613
614   -----
615
616 Paths for end point SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvf
    ↳ ifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3
    ↳ (SLICE_X82Y133.DX), 1 path
617   -----
618 Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
619   Source:                SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gco
    ↳ nvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
620   Destination:          SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gco
    ↳ nvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3 (FF)
621   Requirement:          0.000ns
622   Data Path Delay:       0.524ns (Levels of Logic = 0)

```

```

623 Clock Path Skew:      0.166ns (0.716 - 0.550)
624 Source Clock:        SciEngines_API_Core/clk_int rising at 9.584ns
625 Destination Clock:   api_clk rising at 9.584ns
626 Clock Uncertainty:    0.217ns
627
628 Clock Uncertainty:      0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
629   Total System Jitter (TSJ): 0.070ns
630   Discrete Jitter (DJ):     0.181ns
631   Phase Error (PE):         0.120ns
632
633 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/core/api_output_fifo/U0/x_
↳ st_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to
↳ SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/_
↳ gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3
634 Location          Delay type          Delay(ns)  Physical Resource
635                                     Logical Resource(s)
636 -----
637 SLICE_X83Y133.BQ    Tcko          0.198  SciEngines_API_Core/core/api_output_fi_
↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
638                                     SciEngines_API_Core/core/api_output_f_
↳ ifo/U0/xst_fifo_generator/gcon_
↳ vfifo.rf/grf.rf/gntv_or_sync_f_
↳ ifo.gcx.clkx/wr_pntr_gc_3
639 SLICE_X82Y133.DX    net (fanout=1)    0.278
↳ SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.r_
↳ f/gntv_or_sync_fifo.gcx.clkx/wr_q<0><3>
640 SLICE_X82Y133.CLK    Tckdi          (-Th)    -0.048
↳ SciEngines_API_Core/core/api_output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.r_
↳ f/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
641                                     SciEngines_API_Core/core/api_output_fifo/U0/xst_f_
↳ ifo_generator/gconvfifo.rf/grf_
↳ .rf/gntv_or_sync_fifo.gcx.clkx_
↳ /gsync_stage[1].rd_stg_inst/Q_3
642 -----
643 Total              0.524ns (0.246ns logic, 0.278ns route)
644                  (46.9% logic, 53.1% route)
645
646 -----
647
648 Component Switching Limit Checks: TS_SciEngines_API_Core_api_clk_mgmt_up_clkout1 = PERIOD
↳ TIMEGRP
649   "SciEngines_API_Core_api_clk_mgmt_up_clkout1" TS_CPI_CLK PHASE
650   -0.416666667 ns HIGH 50%;
651 -----
652 Slack: 6.876ns (period - min period limit)
653 Period: 10.000ns
654 Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))

```

```

655 Physical resource:
    ↳ user_core/multi_core_system/shared_mem/gen_banks[0].gen_brams[29].bank_mem/CLKA
656 Logical resource:
    ↳ user_core/multi_core_system/shared_mem/gen_banks[0].gen_brams[29].bank_mem/CLKA
657 Location pin: RAMB16_X4Y40.CLKA
658 Clock network: api_clk
659 -----
660 Slack: 6.876ns (period - min period limit)
661 Period: 10.000ns
662 Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
663 Physical resource:
    ↳ user_core/multi_core_system/shared_mem/gen_banks[0].gen_brams[29].bank_mem/CLKB
664 Logical resource:
    ↳ user_core/multi_core_system/shared_mem/gen_banks[0].gen_brams[29].bank_mem/CLKB
665 Location pin: RAMB16_X4Y40.CLKB
666 Clock network: api_clk
667 -----
668 Slack: 6.876ns (period - min period limit)
669 Period: 10.000ns
670 Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
671 Physical resource:
    ↳ user_core/multi_core_system/shared_mem/gen_banks[1].gen_brams[16].bank_mem/CLKA
672 Logical resource:
    ↳ user_core/multi_core_system/shared_mem/gen_banks[1].gen_brams[16].bank_mem/CLKA
673 Location pin: RAMB16_X3Y62.CLKA
674 Clock network: api_clk
675 -----
676
677 =====
678 Timing constraint: TS_SciEngines_API_Core_api_clk_mgmt_up_clkout0 = PERIOD
679 TIMEGRP          "SciEngines_API_Core_api_clk_mgmt_up_clkout0" TS_CPI_CLK PHASE
680      -0.416666667 ns HIGH 50%;
681 For more information, see Period Analysis in the Timing Closure User Guide (UG612).
682
683 164868 paths analyzed, 21547 endpoints analyzed, 0 failing endpoints
684 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit
    ↳ errors)
685 Minimum period is 9.214ns.
686 -----
687
688 Paths for end point SciEngines_API_Core/core/led_out_0 (OLOGIC_X0Y127.D1), 5 paths
689 -----
690 Slack (setup path): 0.786ns (requirement - (data path - clock path skew + uncertainty))
691 Source: user_core/state_2 (FF)
692 Destination: SciEngines_API_Core/core/led_out_0 (FF)
693 Requirement: 10.000ns
694 Data Path Delay: 9.138ns (Levels of Logic = 1)

```

```

695 Clock Path Skew:      0.141ns (2.020 - 1.879)
696 Source Clock:        api_clk rising at -0.416ns
697 Destination Clock:   SciEngines_API_Core/clk_int rising at 9.584ns
698 Clock Uncertainty:    0.217ns
699
700 Clock Uncertainty:      0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
701   Total System Jitter (TSJ):  0.070ns
702   Discrete Jitter (DJ):      0.181ns
703   Phase Error (PE):          0.120ns
704
705 Maximum Data Path at Slow Process Corner: user_core/state_2 to
    ↳ SciEngines_API_Core/core/led_out_0
706   Location              Delay type          Delay(ns)  Physical Resource
707                               Logical Resource(s)
708   -----
709   SLICE_X94Y111.AQ      Tcko              0.447    user_core/state<2>
710                               user_core/state_2
711   SLICE_X49Y131.A2      net (fanout=71)    4.413    user_core/state<2>
712   SLICE_X49Y131.A       Tilo              0.259
713   ↳ SciEngines_API_Core/core/led_proc.led[1]_led_in[1]_mux_21_OUT<0>
714                               SciEngines_API_Core/core/mux121
715   OLOGIC_X0Y127.D1      net (fanout=1)    3.216
716   ↳ SciEngines_API_Core/core/led_proc.led[1]_led_in[1]_mux_21_OUT<0>
717   OLOGIC_X0Y127.CLK0    Todck              0.803    SciEngines_API_Core/core/led_out<0>
718                               SciEngines_API_Core/core/led_out_0
719   -----
720   Total                  9.138ns (1.509ns logic, 7.629ns route)
721                               (16.5% logic, 83.5% route)
722 -----
723 Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
724 Source:                 user_core/state_1 (FF)
725 Destination:           SciEngines_API_Core/core/led_out_0 (FF)
726 Requirement:           10.000ns
727 Data Path Delay:        9.134ns (Levels of Logic = 1)
728 Clock Path Skew:        0.192ns (2.020 - 1.828)
729 Source Clock:           api_clk rising at -0.416ns
730 Destination Clock:     SciEngines_API_Core/clk_int rising at 9.584ns
731 Clock Uncertainty:      0.217ns
732
733 Clock Uncertainty:      0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
734   Total System Jitter (TSJ):  0.070ns
735   Discrete Jitter (DJ):      0.181ns
736   Phase Error (PE):          0.120ns
737
738 Maximum Data Path at Slow Process Corner: user_core/state_1 to
    ↳ SciEngines_API_Core/core/led_out_0

```

| 738 | Location                                                                       | Delay type                                                          | Delay(ns) | Physical Resource                   |
|-----|--------------------------------------------------------------------------------|---------------------------------------------------------------------|-----------|-------------------------------------|
| 739 |                                                                                |                                                                     |           | Logical Resource(s)                 |
| 740 | -----                                                                          |                                                                     |           | -----                               |
| 741 | SLICE_X95Y112.CQ                                                               | Tcko                                                                | 0.391     | user_core/state<1>                  |
| 742 |                                                                                |                                                                     |           | user_core/state_1                   |
| 743 | SLICE_X49Y131.A1                                                               | net (fanout=124)                                                    | 4.465     | user_core/state<1>                  |
| 744 | SLICE_X49Y131.A                                                                | Tilo                                                                | 0.259     |                                     |
|     | ↪ SciEngines_API_Core/core/led_proc.led[1]_led_in[1]_mux_21_OUT<0>             |                                                                     |           | SciEngines_API_Core/core/mux121     |
| 745 |                                                                                |                                                                     |           |                                     |
| 746 | OLOGIC_X0Y127.D1                                                               | net (fanout=1)                                                      | 3.216     |                                     |
|     | ↪ SciEngines_API_Core/core/led_proc.led[1]_led_in[1]_mux_21_OUT<0>             |                                                                     |           |                                     |
| 747 | OLOGIC_X0Y127.CLK0                                                             | Todck                                                               | 0.803     | SciEngines_API_Core/core/led_out<0> |
| 748 |                                                                                |                                                                     |           | SciEngines_API_Core/core/led_out_0  |
| 749 | -----                                                                          |                                                                     |           | -----                               |
| 750 | Total                                                                          |                                                                     | 9.134ns   | (1.453ns logic, 7.681ns route)      |
| 751 |                                                                                |                                                                     |           | (15.9% logic, 84.1% route)          |
| 752 |                                                                                |                                                                     |           |                                     |
| 753 | -----                                                                          |                                                                     |           | -----                               |
| 754 | Slack (setup path):                                                            | 1.625ns (requirement - (data path - clock path skew + uncertainty)) |           |                                     |
| 755 | Source:                                                                        | SciEngines_API_Core/core/user_rst (FF)                              |           |                                     |
| 756 | Destination:                                                                   | SciEngines_API_Core/core/led_out_0 (FF)                             |           |                                     |
| 757 | Requirement:                                                                   | 10.000ns                                                            |           |                                     |
| 758 | Data Path Delay:                                                               | 8.770ns (Levels of Logic = 1)                                       |           |                                     |
| 759 | Clock Path Skew:                                                               | 0.492ns (1.202 - 0.710)                                             |           |                                     |
| 760 | Source Clock:                                                                  | SciEngines_API_Core/clk_int rising at -0.416ns                      |           |                                     |
| 761 | Destination Clock:                                                             | SciEngines_API_Core/clk_int rising at 9.584ns                       |           |                                     |
| 762 | Clock Uncertainty:                                                             | 0.097ns                                                             |           |                                     |
| 763 |                                                                                |                                                                     |           |                                     |
| 764 | Clock Uncertainty:                                                             | 0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE                               |           |                                     |
| 765 | Total System Jitter (TSJ):                                                     | 0.070ns                                                             |           |                                     |
| 766 | Discrete Jitter (DJ):                                                          | 0.181ns                                                             |           |                                     |
| 767 | Phase Error (PE):                                                              | 0.000ns                                                             |           |                                     |
| 768 |                                                                                |                                                                     |           |                                     |
| 769 | Maximum Data Path at Slow Process Corner: SciEngines_API_Core/core/user_rst to |                                                                     |           |                                     |
|     | ↪ SciEngines_API_Core/core/led_out_0                                           |                                                                     |           |                                     |
| 770 | Location                                                                       | Delay type                                                          | Delay(ns) | Physical Resource                   |
| 771 |                                                                                |                                                                     |           | Logical Resource(s)                 |
| 772 | -----                                                                          |                                                                     |           | -----                               |
| 773 | SLICE_X98Y116.CQ                                                               | Tcko                                                                | 0.408     | api_rst                             |
| 774 |                                                                                |                                                                     |           | SciEngines_API_Core/core/user_rst   |
| 775 | SLICE_X49Y131.A4                                                               | net (fanout=32)                                                     | 4.084     | api_rst                             |
| 776 | SLICE_X49Y131.A                                                                | Tilo                                                                | 0.259     |                                     |
|     | ↪ SciEngines_API_Core/core/led_proc.led[1]_led_in[1]_mux_21_OUT<0>             |                                                                     |           | SciEngines_API_Core/core/mux121     |
| 777 |                                                                                |                                                                     |           |                                     |
| 778 | OLOGIC_X0Y127.D1                                                               | net (fanout=1)                                                      | 3.216     |                                     |
|     | ↪ SciEngines_API_Core/core/led_proc.led[1]_led_in[1]_mux_21_OUT<0>             |                                                                     |           |                                     |
| 779 | OLOGIC_X0Y127.CLK0                                                             | Todck                                                               | 0.803     | SciEngines_API_Core/core/led_out<0> |

```

780                                     SciEngines_API_Core/core/led_out_0
781 -----
782 Total                               8.770ns (1.470ns logic, 7.300ns route)
783                                     (16.8% logic, 83.2% route)
784
785 -----
786
787 Paths for end point SciEngines_API_Core/core/channel_dn_prev/status_o_0
    ↳ (SLICE_X111Y127.AX), 2 paths
788 -----
789 Slack (setup path):      1.012ns (requirement - (data path - clock path skew + uncertainty))
790 Source:                  SciEngines_API_Core/core/channel_dn_prev/link_up (FF)
791 Destination:            SciEngines_API_Core/core/channel_dn_prev/status_o_0 (FF)
792 Requirement:            10.000ns
793 Data Path Delay:        8.816ns (Levels of Logic = 1)
794 Clock Path Skew:        -0.075ns (0.695 - 0.770)
795 Source Clock:            SciEngines_API_Core/clk_int rising at -0.416ns
796 Destination Clock:      SciEngines_API_Core/clk_int rising at 9.584ns
797 Clock Uncertainty:      0.097ns
798
799 Clock Uncertainty:       0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
800 Total System Jitter (TSJ): 0.070ns
801 Discrete Jitter (DJ):   0.181ns
802 Phase Error (PE):       0.000ns
803
804 Maximum Data Path at Slow Process Corner:
    ↳ SciEngines_API_Core/core/channel_dn_prev/link_up to
    ↳ SciEngines_API_Core/core/channel_dn_prev/status_o_0
805 Location          Delay type          Delay(ns)  Physical Resource
806                                     Logical Resource(s)
807 -----
808 SLICE_X107Y110.BQ   Tcko              0.391
    ↳ SciEngines_API_Core/core/channel_dn_prev/link_up
809                                     SciEngines_API_Core/core/channel_dn_prev/link_up
810 SLICE_X99Y73.A5     net (fanout=4)      3.687
    ↳ SciEngines_API_Core/core/channel_dn_prev/link_up
811 SLICE_X99Y73.A      Tilo              0.259
    ↳ SciEngines_API_Core/core/channel_dn_prev/link_up_rst_i_AND_538_o
812                                     SciEngines_API_Core/core/channel_dn_p_j
    ↳ rev/link_up_rst_i_AND_538_o1
813 SLICE_X111Y127.AX   net (fanout=1)      4.416
    ↳ SciEngines_API_Core/core/channel_dn_prev/link_up_rst_i_AND_538_o
814 SLICE_X111Y127.CLK Tdick              0.063
    ↳ SciEngines_API_Core/core/channel_dn_prev/status_o<28>
815                                     SciEngines_API_Core/core/channel_dn_p_j
    ↳ rev/status_o_0
816 -----

```

```

817     Total                                     8.816ns (0.713ns logic, 8.103ns route)
818                                           (8.1% logic, 91.9% route)
819
820 -----
821 Slack (setup path):      3.267ns (requirement - (data path - clock path skew + uncertainty))
822   Source:                SciEngines_API_Core/core/channel_dn_prev/rst_i (FF)
823   Destination:          SciEngines_API_Core/core/channel_dn_prev/status_o_0 (FF)
824   Requirement:          10.000ns
825   Data Path Delay:       6.559ns (Levels of Logic = 1)
826   Clock Path Skew:      -0.077ns (0.784 - 0.861)
827   Source Clock:          SciEngines_API_Core/clk_int rising at -0.416ns
828   Destination Clock:     SciEngines_API_Core/clk_int rising at 9.584ns
829   Clock Uncertainty:     0.097ns
830
831   Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
832     Total System Jitter (TSJ): 0.070ns
833     Discrete Jitter (DJ):    0.181ns
834     Phase Error (PE):       0.000ns
835
836 Maximum Data Path at Slow Process Corner: SciEngines_API_Core/core/channel_dn_prev/rst_i
837   ↳ to SciEngines_API_Core/core/channel_dn_prev/status_o_0
838   Location          Delay type          Delay(ns)  Physical Resource
839                                     Logical Resource(s)
840 -----
841 SLICE_X90Y81.AQ      Tcko              0.447
842   ↳ SciEngines_API_Core/core/channel_dn_prev/rst_i
843                                     SciEngines_API_Core/core/channel_dn_prev/rst_i
844 SLICE_X99Y73.A1      net (fanout=39)      1.374
845   ↳ SciEngines_API_Core/core/channel_dn_prev/rst_i
846 SLICE_X99Y73.A       Tilo              0.259
847   ↳ SciEngines_API_Core/core/channel_dn_prev/link_up_rst_i_AND_538_o
848                                     SciEngines_API_Core/core/channel_dn_p_j
849                                     ↳ rev/link_up_rst_i_AND_538_o1
850 SLICE_X111Y127.AX    net (fanout=1)      4.416
851   ↳ SciEngines_API_Core/core/channel_dn_prev/link_up_rst_i_AND_538_o
852 SLICE_X111Y127.CLK   Tdick              0.063
853   ↳ SciEngines_API_Core/core/channel_dn_prev/status_o<28>
854                                     SciEngines_API_Core/core/channel_dn_p_j
855                                     ↳ rev/status_o_0
856 -----
857 Total                                     6.559ns (0.769ns logic, 5.790ns route)
858                                           (11.7% logic, 88.3% route)
859
860 -----

```

```

854 Paths for end point SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_f
    ↳ ifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17
    ↳ (SLICE_X115Y76.B3), 5 paths
855 -----
856 Slack (setup path):      1.373ns (requirement - (data path - clock path skew + uncertainty))
857 Source:                  SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
858 Destination:           SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17 (FF)
859 Requirement:            10.000ns
860 Data Path Delay:         8.522ns (Levels of Logic = 3)
861 Clock Path Skew:         -0.008ns (0.243 - 0.251)
862 Source Clock:            SciEngines_API_Core/clk_int rising at -0.416ns
863 Destination Clock:       SciEngines_API_Core/clk_int rising at 9.584ns
864 Clock Uncertainty:       0.097ns
865
866 Clock Uncertainty:        0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
867 Total System Jitter (TSJ): 0.070ns
868 Discrete Jitter (DJ):    0.181ns
869 Phase Error (PE):         0.000ns
870
871 Maximum Data Path at Slow Process Corner:
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generator/
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generator/
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17
872 Location                Delay type                Delay(ns) Physical Resource
873                               Logical Resource(s)
874 -----
875 SLICE_X123Y71.AQ         Tcko                                0.391
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
876                               SciEngines_API_Core/core/channel_dn_p
    ↳ rev/lane_out/input_fifo/U0/xst
    ↳ _fifo_generator/gconvfifo.rf/g
    ↳ rf.rf/gntv_or_sync_fifo.gl0.rd
    ↳ /rpntr/gc0.count_0
877 SLICE_X123Y71.B1         net (fanout=7)                0.439
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
878 SLICE_X123Y71.B          Tilo                                0.259
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>

```

```

879                                     SciEngines_API_Core/core/channel_dn_p
                                         ↳ rev/lane_out/input_fifo/U0/xst
                                         ↳ _fifo_generator/gconvfifo.rf/g
                                         ↳ rf.rf/gntv_or_sync_fifo.gl0.rd
                                         ↳ /rpntnr/Madd_gc0.count[3]_GND_2
                                         ↳ 3_o_add_0_OUT_xor<0>11_INV_0
880 SLICE_X124Y95.C1      net (fanout=33)      4.081
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntnr_plus1<0>_inv
881 SLICE_X124Y95.C      Tilo                  0.204
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
882                                     SciEngines_API_Core/core/channel_dn_p
                                         ↳ rev/lane_out/input_fifo/U0/xst
                                         ↳ _fifo_generator/gconvfifo.rf/g
                                         ↳ rf.rf/gntv_or_sync_fifo.mem/gd
                                         ↳ m.dm/Mram_RAM3_RAMC_D1
883 SLICE_X115Y76.B3     net (fanout=1)        2.826
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
884 SLICE_X115Y76.CLK    Tas                   0.322
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<19>
885                                     SciEngines_API_Core/core/channel_dn_p
                                         ↳ rev/lane_out/input_fifo/U0/xst
                                         ↳ _fifo_generator/gconvfifo.rf/g
                                         ↳ rf.rf/gntv_or_sync_fifo.mem/gd
                                         ↳ m.dm/dout_i_17_dpot
886                                     SciEngines_API_Core/core/channel_dn_prev/lane_out/
                                         ↳ input_fifo/U0/xst_fifo_generat
                                         ↳ or/gconvfifo.rf/grf.rf/gntv_or
                                         ↳ _sync_fifo.mem/gdm.dm/dout_i_17
887 -----
888 Total                                     8.522ns (1.176ns logic, 7.346ns route)
889                                     (13.8% logic, 86.2% route)
890
891 -----
892 Slack (setup path):      3.319ns (requirement - (data path - clock path skew + uncertainty))
893 Source:                  SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntnr/gc0.count_d1_3
    ↳ (FF)
894 Destination:           SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17 (FF)
895 Requirement:            10.000ns
896 Data Path Delay:        6.575ns (Levels of Logic = 2)
897 Clock Path Skew:        -0.009ns (0.243 - 0.252)
898 Source Clock:           SciEngines_API_Core/clk_int rising at -0.416ns

```

```

899 Destination Clock:    SciEngines_API_Core/clk_int rising at 9.584ns
900 Clock Uncertainty:    0.097ns
901
902 Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
903   Total System Jitter (TSJ):  0.070ns
904   Discrete Jitter (DJ):       0.181ns
905   Phase Error (PE):           0.000ns
906
907 Maximum Data Path at Slow Process Corner:
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generator/_
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generator/_
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17
908   Location                Delay type          Delay(ns)  Physical Resource
909                                     Logical Resource(s)
910   -----
911   SLICE_X126Y71.CQ         Tcko                0.408
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato_
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
912                                     SciEngines_API_Core/core/channel_dn_p_
    ↳ rev/lane_out/input_fifo/U0/xst_
    ↳ _fifo_generator/gconvfifo.rf/g_
    ↳ rf.rf/gntv_or_sync_fifo.gl0.rd_
    ↳ /rpntr/gc0.count_d1_3
913   SLICE_X124Y95.C4        net (fanout=37)      2.815
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato_
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
914   SLICE_X124Y95.C         Tilo                0.204
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato_
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
915                                     SciEngines_API_Core/core/channel_dn_p_
    ↳ rev/lane_out/input_fifo/U0/xst_
    ↳ _fifo_generator/gconvfifo.rf/g_
    ↳ rf.rf/gntv_or_sync_fifo.mem/gd_
    ↳ m.dm/Mram_RAM3_RAMC_D1
916   SLICE_X115Y76.B3        net (fanout=1)        2.826
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato_
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
917   SLICE_X115Y76.CLK       Tas                0.322
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato_
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<19>
918                                     SciEngines_API_Core/core/channel_dn_p_
    ↳ rev/lane_out/input_fifo/U0/xst_
    ↳ _fifo_generator/gconvfifo.rf/g_
    ↳ rf.rf/gntv_or_sync_fifo.mem/gd_
    ↳ m.dm/dout_i_17_dpote

```

```

919 SciEngines_API_Core/core/channel_dn_prev/lane_out/
    ↳ input_fifo/U0/xst_fifo_generat
    ↳ or/gconvfifo.rf/grf.rf/gntv_or
    ↳ _sync_fifo.mem/gdm.dm/dout_i_17
920 -----
921 Total 6.575ns (0.934ns logic, 5.641ns route)
922 (14.2% logic, 85.8% route)
923
924 -----
925 Slack (setup path): 3.865ns (requirement - (data path - clock path skew + uncertainty))
926 Source: SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    ↳ (FF)
927 Destination: SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17 (FF)
928 Requirement: 10.000ns
929 Data Path Delay: 6.029ns (Levels of Logic = 2)
930 Clock Path Skew: -0.009ns (0.243 - 0.252)
931 Source Clock: SciEngines_API_Core/clk_int rising at -0.416ns
932 Destination Clock: SciEngines_API_Core/clk_int rising at 9.584ns
933 Clock Uncertainty: 0.097ns
934
935 Clock Uncertainty: 0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
936 Total System Jitter (TSJ): 0.070ns
937 Discrete Jitter (DJ): 0.181ns
938 Phase Error (PE): 0.000ns
939
940 Maximum Data Path at Slow Process Corner:
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generator/
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generator/
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17
941 Location Delay type Delay(ns) Physical Resource
942 Logical Resource(s)
943 -----
944 SLICE_X126Y71.AQ Tcko 0.408
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
945 SciEngines_API_Core/core/channel_dn_p
    ↳ rev/lane_out/input_fifo/U0/xst
    ↳ _fifo_generator/gconvfifo.rf/g
    ↳ rf.rf/gntv_or_sync_fifo.gl0.rd
    ↳ /rpntr/gc0.count_d1_1
946 SLICE_X124Y95.C2 net (fanout=34) 2.269
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>

```

```

947 SLICE_X124Y95.C      Tilo      0.204
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
948                               SciEngines_API_Core/core/channel_dn_p
                                ↳ rev/lane_out/input_fifo/U0/xst
                                ↳ _fifo_generator/gconvfifo.rf/g
                                ↳ rf.rf/gntv_or_sync_fifo.mem/gd
                                ↳ m.dm/Mram_RAM3_RAMC_D1
949 SLICE_X115Y76.B3     net (fanout=1)      2.826
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
950 SLICE_X115Y76.CLK    Tas      0.322
    ↳ SciEngines_API_Core/core/channel_dn_prev/lane_out/input_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<19>
951                               SciEngines_API_Core/core/channel_dn_p
                                ↳ rev/lane_out/input_fifo/U0/xst
                                ↳ _fifo_generator/gconvfifo.rf/g
                                ↳ rf.rf/gntv_or_sync_fifo.mem/gd
                                ↳ m.dm/dout_i_17_dpot
952                               SciEngines_API_Core/core/channel_dn_prev/lane_out/
                                ↳ input_fifo/U0/xst_fifo_generat
                                ↳ or/gconvfifo.rf/grf.rf/gntv_or
                                ↳ _sync_fifo.mem/gdm.dm/dout_i_17
953 -----
954 Total      6.029ns (0.934ns logic, 5.095ns route)
955              (15.5% logic, 84.5% route)
956
957 -----
958
959 Hold Paths: TS_SciEngines_API_Core_api_clk_mgmt_up_clkout0 = PERIOD TIMEGRP
960      "SciEngines_API_Core_api_clk_mgmt_up_clkout0" TS_CPI_CLK PHASE
961      -0.416666667 ns HIGH 50%;
962 -----
963
964 Paths for end point SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfi
    ↳ fo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7
    ↳ (SLICE_X82Y128.DX), 1 path
965 -----
966 Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
967 Source:      SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
    ↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
968 Destination:      SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
    ↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7 (FF)
969 Requirement:      0.000ns
970 Data Path Delay:      0.428ns (Levels of Logic = 0)
971 Clock Path Skew:      0.166ns (0.724 - 0.558)
972 Source Clock:      api_clk rising at 9.584ns

```

```

973 Destination Clock:    SciEngines_API_Core/clk_int rising at 9.584ns
974 Clock Uncertainty:    0.217ns
975
976 Clock Uncertainty:      0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
977   Total System Jitter (TSJ):  0.070ns
978   Discrete Jitter (DJ):       0.181ns
979   Phase Error (PE):          0.120ns
980
981 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/core/api_input_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to
    ↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
    ↳ ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7
982   Location              Delay type          Delay(ns)  Physical Resource
983                               Logical Resource(s)
984   -----
985   SLICE_X83Y129.AQ      Tcko              0.198  SciEngines_API_Core/core/api_input_fi
    ↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><7>
986                               SciEngines_API_Core/core/api_input_fi
    ↳ fo/U0/xst_fifo_generator/gconv
    ↳ fifo.rf/grf.rf/gntv_or_sync_fi
    ↳ fo.gcx.clkx/wr_pntr_gc_7
987   SLICE_X82Y128.DX      net (fanout=1)      0.182
    ↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
    ↳ /gntv_or_sync_fifo.gcx.clkx/wr_q<0><7>
988   SLICE_X82Y128.CLK      Tckdi          (-Th)   -0.048  SciEngines_API_Core/core/api_input_fi
    ↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><7>
989                               SciEngines_API_Core/core/api_input_fifo/U0/xst_f
    ↳ ifo_generator/gconvfifo.rf/grf
    ↳ .rf/gntv_or_sync_fifo.gcx.clkx
    ↳ /gsync_stage[1].rd_stg_inst/Q_7
990   -----
991   Total                  0.428ns (0.246ns logic, 0.182ns route)
992                               (57.5% logic, 42.5% route)
993
994   -----
995
996 Paths for end point SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfi
    ↳ fo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6
    ↳ (SLICE_X82Y128.CX), 1 path
997   -----
998 Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
999   Source:              SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
    ↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
1000  Destination:         SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
    ↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6 (FF)
1001  Requirement:         0.000ns
1002  Data Path Delay:      0.477ns (Levels of Logic = 0)

```

```

1003 Clock Path Skew:      0.165ns (0.724 - 0.559)
1004 Source Clock:        api_clk rising at 9.584ns
1005 Destination Clock:   SciEngines_API_Core/clk_int rising at 9.584ns
1006 Clock Uncertainty:   0.217ns
1007
1008 Clock Uncertainty:    0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1009   Total System Jitter (TSJ): 0.070ns
1010   Discrete Jitter (DJ):    0.181ns
1011   Phase Error (PE):       0.120ns
1012
1013 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/core/api_input_fifo/U0/xs
↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to
↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
↳ ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6
1014   Location          Delay type          Delay(ns)  Physical Resource
1015                                     Logical Resource(s)
1016   -----
1017   SLICE_X84Y128.DQ    Tcko          0.234  SciEngines_API_Core/core/api_input_fi
↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
1018                                     SciEngines_API_Core/core/api_input_fi
↳ fo/U0/xst_fifo_generator/gconv
↳ fifo.rf/grf.rf/gntv_or_sync_fi
↳ fo.gcx.clkx/wr_pntr_gc_6
1019   SLICE_X82Y128.CX    net (fanout=1)    0.195
↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
↳ /gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
1020   SLICE_X82Y128.CLK   Tckdi          (-Th)   -0.048  SciEngines_API_Core/core/api_input_fi
↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><7>
1021                                     SciEngines_API_Core/core/api_input_fifo/U0/xst_f
↳ ifo_generator/gconvfifo.rf/grf
↳ .rf/gntv_or_sync_fifo.gcx.clkx
↳ /gsync_stage[1].rd_stg_inst/Q_6
1022   -----
1023   Total              0.477ns (0.282ns logic, 0.195ns route)
1024                                     (59.1% logic, 40.9% route)
1025
1026   -----
1027
1028 Paths for end point SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfi
↳ fo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3
↳ (SLICE_X85Y128.DX), 1 path
1029   -----
1030 Slack (hold path):    0.101ns (requirement - (clock path skew + uncertainty - data path))
1031 Source:              SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
1032 Destination:        SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gcon
↳ vfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3 (FF)

```

```

1033 Requirement:          0.000ns
1034 Data Path Delay:       0.483ns (Levels of Logic = 0)
1035 Clock Path Skew:       0.165ns (0.724 - 0.559)
1036 Source Clock:          api_clk rising at 9.584ns
1037 Destination Clock:     SciEngines_API_Core/clk_int rising at 9.584ns
1038 Clock Uncertainty:     0.217ns
1039
1040 Clock Uncertainty:      0.217ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1041   Total System Jitter (TSJ): 0.070ns
1042   Discrete Jitter (DJ):    0.181ns
1043   Phase Error (PE):       0.120ns
1044
1045 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/core/api_input_fifo/U0/xs
↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to
↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
↳ ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3
1046   Location          Delay type          Delay(ns)  Physical Resource
1047                                     Logical Resource(s)
1048   -----
1049 SLICE_X84Y128.BQ    Tcko          0.234  SciEngines_API_Core/core/api_input_fi
↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
1050                                     SciEngines_API_Core/core/api_input_fi
↳ fo/U0/xst_fifo_generator/gconv
↳ fifo.rf/grf.rf/gntv_or_sync_fi
↳ fo.gcx.clkx/wr_pntr_gc_3
1051 SLICE_X85Y128.DX    net (fanout=1)    0.190
↳ SciEngines_API_Core/core/api_input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
↳ /gntv_or_sync_fifo.gcx.clkx/wr_q<0><3>
1052 SLICE_X85Y128.CLK  Tckdi      (-Th)   -0.059  SciEngines_API_Core/core/api_input_fi
↳ fo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
1053                                     SciEngines_API_Core/core/api_input_fifo/U0/xst_f
↳ ifo_generator/gconvfifo.rf/grf
↳ .rf/gntv_or_sync_fifo.gcx.clkx
↳ /gsync_stage[1].rd_stg_inst/Q_3
1054   -----
1055 Total              0.483ns (0.293ns logic, 0.190ns route)
1056                                     (60.7% logic, 39.3% route)
1057
1058 -----
1059
1060 Component Switching Limit Checks: TS_SciEngines_API_Core_api_clk_mgmt_up_clkout0 = PERIOD
↳ TIMEGRP
1061   "SciEngines_API_Core_api_clk_mgmt_up_clkout0" TS_CPI_CLK PHASE
1062   -0.416666667 ns HIGH 50%;
1063   -----
1064 Slack: 6.876ns (period - min period limit)
1065 Period: 10.000ns

```

```

1066 Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
1067 Physical resource: SciEngines_API_Core/core/channel_up_next/user_input/input_fifo_bram.
    ↳ Input_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
    ↳ .gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noini
    ↳ t.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
1068 Logical resource: SciEngines_API_Core/core/channel_up_next/user_input/input_fifo_bram.I
    ↳ nput_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
    ↳ gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit
    ↳ .ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
1069 Location pin: RAMB8_X4Y75.CLKAWRCLK
1070 Clock network: SciEngines_API_Core/clk_int
1071 -----
1072 Slack: 6.876ns (period - min period limit)
1073 Period: 10.000ns
1074 Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
1075 Physical resource: SciEngines_API_Core/core/channel_up_next/user_input/input_fifo_bram.
    ↳ Input_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
    ↳ .gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noini
    ↳ t.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
1076 Logical resource: SciEngines_API_Core/core/channel_up_next/user_input/input_fifo_bram.I
    ↳ nput_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
    ↳ gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit
    ↳ .ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
1077 Location pin: RAMB8_X4Y75.CLKBRDCLK
1078 Clock network: SciEngines_API_Core/clk_int
1079 -----
1080 Slack: 6.876ns (period - min period limit)
1081 Period: 10.000ns
1082 Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
1083 Physical resource: SciEngines_API_Core/core/channel_up_next/user_input/input_fifo_bram.
    ↳ Input_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
    ↳ .gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noini
    ↳ t.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
1084 Logical resource: SciEngines_API_Core/core/channel_up_next/user_input/input_fifo_bram.I
    ↳ nput_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
    ↳ gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit
    ↳ .ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
1085 Location pin: RAMB8_X4Y71.CLKAWRCLK
1086 Clock network: SciEngines_API_Core/clk_int
1087 -----
1088
1089 =====
1090 Timing constraint: TS_SciEngines_API_Core_api_clk_mgmt_dn_clkout1 = PERIOD
1091 TIMEGRP          "SciEngines_API_Core_api_clk_mgmt_dn_clkout1" TS_CNI_CLK PHASE
1092          -0.416666667 ns HIGH 50%;
1093 For more information, see Period Analysis in the Timing Closure User Guide (UG612).
1094

```

```

1095 3001 paths analyzed, 2163 endpoints analyzed, 0 failing endpoints
1096 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit
    ↪ errors)
1097 Minimum period is 7.954ns.
1098 -----
1099
1100 Paths for end point
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1
    ↪ (SLICE_X98Y185.B1), 10 paths
1101 -----
1102 Slack (setup path): 2.046ns (requirement - (data path - clock path skew + uncertainty))
1103 Source:
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_11 (FF)
1104 Destination:
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1
    ↪ (FF)
1105 Requirement: 10.000ns
1106 Data Path Delay: 7.843ns (Levels of Logic = 4)
1107 Clock Path Skew: -0.014ns (0.145 - 0.159)
1108 Source Clock: SciEngines_API_Core/cni_dom rising at -0.416ns
1109 Destination Clock: SciEngines_API_Core/cni_dom rising at 9.584ns
1110 Clock Uncertainty: 0.097ns
1111
1112 Clock Uncertainty: 0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1113 Total System Jitter (TSJ): 0.070ns
1114 Discrete Jitter (DJ): 0.181ns
1115 Phase Error (PE): 0.000ns
1116
1117 Maximum Data Path at Slow Process Corner:
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_11 to
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1
1118 Location Delay type Delay(ns) Physical Resource
1119 Logical Resource(s)
1120 -----
1121 SLICE_X99Y187.DQ Tcko 0.391
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<11>
1122 SciEngines_API_Core/core/channel_up_next/lane_in_
    ↪ /com_lanes_in[0].lane/lane_i_11
1123 SLICE_X77Y181.C3 net (fanout=3) 2.619
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<11>
1124 SLICE_X77Y181.CMUX Tilo 0.313 SciEngines_API_Core/N128
1125 SciEngines_API_Core/core/channel_up_next/lane_i_
    ↪ n/com_lanes_in[0].lane/lane_i[
    ↪ 16]_GND_19_o_equal_6_o<16>1_SW0
1126 SLICE_X77Y181.A2 net (fanout=1) 0.605 SciEngines_API_Core/N138
1127 SLICE_X77Y181.A Tilo 0.259 SciEngines_API_Core/N128

```

```

1128 SciEngines_API_Core/core/channel_up_next/lan
      ↪ ne_in/com_lanes_in[0].lane/lan
      ↪ e_i[16]_GND_19_o_equal_6_o<16>1
1129 SLICE_X98Y185.D2 net (fanout=2) 2.652 SciEngines_API_Core/core/channel_up
      ↪ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1130 SLICE_X98Y185.D Tilo 0.205 SciEngines_API_Core/core/channel_up_
      ↪ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1131 SciEngines_API_Core/core/channel_up_next/lan
      ↪ e_in/com_lanes_in[0].lane/lane
      ↪ _i[16]_GND_19_o_equal_6_o<16>21
1132 SLICE_X98Y185.B1 net (fanout=2) 0.458 SciEngines_API_Core/core/channel_up
      ↪ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>2
1133 SLICE_X98Y185.CLK Tas 0.341 SciEngines_API_Core/core/channel_up_
      ↪ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1134 SciEngines_API_Core/core/channel_up_next/lane_in
      ↪ /com_lanes_in[0].lane/Mmux_GND
      ↪ _19_o_chunk_passed[0]_MUX_69_o1
1135 SciEngines_API_Core/core/channel_up_n
      ↪ ext/lane_in/com_lanes_in[0].la
      ↪ ne/chunk_passed_1
1136 -----
1137 Total 7.843ns (1.509ns logic, 6.334ns route)
1138 (19.2% logic, 80.8% route)
1139
1140 -----
1141 Slack (setup path): 2.859ns (requirement - (data path - clock path skew + uncertainty))
1142 Source:
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_15 (FF)
1143 Destination:
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1
      ↪ (FF)
1144 Requirement: 10.000ns
1145 Data Path Delay: 7.026ns (Levels of Logic = 3)
1146 Clock Path Skew: -0.018ns (0.233 - 0.251)
1147 Source Clock: SciEngines_API_Core/cni_dom rising at -0.416ns
1148 Destination Clock: SciEngines_API_Core/cni_dom rising at 9.584ns
1149 Clock Uncertainty: 0.097ns
1150
1151 Clock Uncertainty: 0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1152 Total System Jitter (TSJ): 0.070ns
1153 Discrete Jitter (DJ): 0.181ns
1154 Phase Error (PE): 0.000ns
1155
1156 Maximum Data Path at Slow Process Corner:
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_15 to
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1
1157 Location Delay type Delay(ns) Physical Resource

```

|      |                     |                                                                                      |                                                             |                                      |
|------|---------------------|--------------------------------------------------------------------------------------|-------------------------------------------------------------|--------------------------------------|
| 1158 |                     |                                                                                      |                                                             | Logical Resource(s)                  |
| 1159 |                     |                                                                                      |                                                             | -----                                |
| 1160 | SLICE_X100Y187.DQ   | Tcko                                                                                 | 0.447                                                       |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<15>     |                                                             |                                      |
| 1161 |                     | SciEngines_API_Core/core/channel_up_next/lane_in                                     |                                                             |                                      |
|      |                     | ↪ /com_lanes_in[0].lane/lane_i_15                                                    |                                                             |                                      |
| 1162 | SLICE_X77Y181.A3    | net (fanout=3)                                                                       | 2.664                                                       |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<15>     |                                                             |                                      |
| 1163 | SLICE_X77Y181.A     | Tilo                                                                                 | 0.259                                                       | SciEngines_API_Core/N128             |
| 1164 |                     | SciEngines_API_Core/core/channel_up_next/la                                          |                                                             |                                      |
|      |                     | ↪ ne_in/com_lanes_in[0].lane/lan                                                     |                                                             |                                      |
|      |                     | ↪ e_i[16]_GND_19_o_equal_6_o<16>1                                                    |                                                             |                                      |
| 1165 | SLICE_X98Y185.D2    | net (fanout=2)                                                                       | 2.652                                                       | SciEngines_API_Core/core/channel_up  |
|      | ↪                   | _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1                |                                                             |                                      |
| 1166 | SLICE_X98Y185.D     | Tilo                                                                                 | 0.205                                                       | SciEngines_API_Core/core/channel_up_ |
|      | ↪                   | next/lane_in/com_lanes_in[0].lane/chunk_passed_2                                     |                                                             |                                      |
| 1167 |                     | SciEngines_API_Core/core/channel_up_next/lan                                         |                                                             |                                      |
|      |                     | ↪ e_in/com_lanes_in[0].lane/lane                                                     |                                                             |                                      |
|      |                     | ↪ _i[16]_GND_19_o_equal_6_o<16>21                                                    |                                                             |                                      |
| 1168 | SLICE_X98Y185.B1    | net (fanout=2)                                                                       | 0.458                                                       | SciEngines_API_Core/core/channel_up  |
|      | ↪                   | _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>2                |                                                             |                                      |
| 1169 | SLICE_X98Y185.CLK   | Tas                                                                                  | 0.341                                                       | SciEngines_API_Core/core/channel_up_ |
|      | ↪                   | next/lane_in/com_lanes_in[0].lane/chunk_passed_2                                     |                                                             |                                      |
| 1170 |                     | SciEngines_API_Core/core/channel_up_next/lane_in                                     |                                                             |                                      |
|      |                     | ↪ /com_lanes_in[0].lane/Mmux_GND                                                     |                                                             |                                      |
|      |                     | ↪ _19_o_chunk_passed[0]_MUX_69_o1                                                    |                                                             |                                      |
| 1171 |                     | SciEngines_API_Core/core/channel_up_n                                                |                                                             |                                      |
|      |                     | ↪ ext/lane_in/com_lanes_in[0].la                                                     |                                                             |                                      |
|      |                     | ↪ ne/chunk_passed_1                                                                  |                                                             |                                      |
| 1172 |                     |                                                                                      |                                                             | -----                                |
| 1173 | Total               |                                                                                      | 7.026ns                                                     | (1.252ns logic, 5.774ns route)       |
| 1174 |                     |                                                                                      |                                                             | (17.8% logic, 82.2% route)           |
| 1175 |                     |                                                                                      |                                                             |                                      |
| 1176 |                     |                                                                                      |                                                             | -----                                |
| 1177 | Slack (setup path): | 3.053ns                                                                              | (requirement - (data path - clock path skew + uncertainty)) |                                      |
| 1178 | Source:             |                                                                                      |                                                             |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_3 (FF)  |                                                             |                                      |
| 1179 | Destination:        |                                                                                      |                                                             |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1 |                                                             |                                      |
|      | ↪                   | (FF)                                                                                 |                                                             |                                      |
| 1180 | Requirement:        | 10.000ns                                                                             |                                                             |                                      |
| 1181 | Data Path Delay:    | 6.832ns                                                                              | (Levels of Logic = 3)                                       |                                      |
| 1182 | Clock Path Skew:    | -0.018ns                                                                             | (0.145 - 0.163)                                             |                                      |
| 1183 | Source Clock:       | SciEngines_API_Core/cni_dom                                                          | rising at -0.416ns                                          |                                      |
| 1184 | Destination Clock:  | SciEngines_API_Core/cni_dom                                                          | rising at 9.584ns                                           |                                      |
| 1185 | Clock Uncertainty:  | 0.097ns                                                                              |                                                             |                                      |
| 1186 |                     |                                                                                      |                                                             |                                      |

```

1187 Clock Uncertainty:          0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1188   Total System Jitter (TSJ):  0.070ns
1189   Discrete Jitter (DJ):       0.181ns
1190   Phase Error (PE):           0.000ns
1191
1192 Maximum Data Path at Slow Process Corner:
1193   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_3 to
1194   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_1
1195   Location          Delay type          Delay(ns)  Physical Resource
1196   -----
1197   SLICE_X99Y190.DQ    Tcko              0.391
1198   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<3>
1199   SciEngines_API_Core/core/channel_up_next/lane_i_
1200   ↳ n/com_lanes_in[0].lane/lane_i_3
1201   SLICE_X77Y181.A5    net (fanout=3)      2.526
1202   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<3>
1203   SLICE_X77Y181.A     Tilo              0.259  SciEngines_API_Core/N128
1204   SciEngines_API_Core/core/channel_up_next/la_
1205   ↳ ne_in/com_lanes_in[0].lane/lan_
1206   ↳ e_i[16]_GND_19_o_equal_6_o<16>1
1207   SLICE_X98Y185.D2    net (fanout=2)      2.652  SciEngines_API_Core/core/channel_up_
1208   ↳ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1209   SLICE_X98Y185.D     Tilo              0.205  SciEngines_API_Core/core/channel_up_
1210   ↳ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1211   SciEngines_API_Core/core/channel_up_next/lan_
1212   ↳ e_in/com_lanes_in[0].lane/lane_
1213   ↳ _i[16]_GND_19_o_equal_6_o<16>21
1214   SLICE_X98Y185.B1    net (fanout=2)      0.458  SciEngines_API_Core/core/channel_up_
1215   ↳ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>2
1216   SLICE_X98Y185.CLK   Tas              0.341  SciEngines_API_Core/core/channel_up_
1217   ↳ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1218   SciEngines_API_Core/core/channel_up_next/lane_in_
1219   ↳ /com_lanes_in[0].lane/Mmux_GND_
1220   ↳ _19_o_chunk_passed[0]_MUX_69_o1
1221   SciEngines_API_Core/core/channel_up_n_
1222   ↳ ext/lane_in/com_lanes_in[0].la_
1223   ↳ ne/chunk_passed_1
1224   -----
1225   Total              6.832ns (1.196ns logic, 5.636ns route)
1226   (17.5% logic, 82.5% route)
1227
1228 -----
1229 Paths for end point
1230   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1231   ↳ (SLICE_X98Y185.C6), 10 paths

```

```

1215 -----
1216 Slack (setup path):      2.380ns (requirement - (data path - clock path skew + uncertainty))
1217 Source:
1218   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_11 (FF)
1219 Destination:
1220   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1221   ↳ (FF)
1222 Requirement:             10.000ns
1223 Data Path Delay:         7.509ns (Levels of Logic = 4)
1224 Clock Path Skew:        -0.014ns (0.145 - 0.159)
1225 Source Clock:           SciEngines_API_Core/cni_dom rising at -0.416ns
1226 Destination Clock:     SciEngines_API_Core/cni_dom rising at 9.584ns
1227 Clock Uncertainty:      0.097ns
1228
1229 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1230 Total System Jitter (TSJ): 0.070ns
1231 Discrete Jitter (DJ):   0.181ns
1232 Phase Error (PE):       0.000ns
1233
1234 Maximum Data Path at Slow Process Corner:
1235   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_11 to
1236   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1237 Location          Delay type          Delay(ns)  Physical Resource
1238                                     Logical Resource(s)
1239 -----
1240 SLICE_X99Y187.DQ    Tcko                      0.391
1241   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<11>
1242                                     SciEngines_API_Core/core/channel_up_next/lane_in
1243                                     ↳ /com_lanes_in[0].lane/lane_i_11
1244 SLICE_X77Y181.C3    net (fanout=3)          2.619
1245   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<11>
1246 SLICE_X77Y181.CMUX  Tilo                      0.313  SciEngines_API_Core/N128
1247                                     SciEngines_API_Core/core/channel_up_next/lane_i
1248                                     ↳ n/com_lanes_in[0].lane/lane_i[
1249                                     ↳ 16]_GND_19_o_equal_6_o<16>1_SW0
1250 SLICE_X77Y181.A2    net (fanout=1)          0.605  SciEngines_API_Core/N138
1251 SLICE_X77Y181.A     Tilo                      0.259  SciEngines_API_Core/N128
1252                                     SciEngines_API_Core/core/channel_up_next/la
1253                                     ↳ ne_in/com_lanes_in[0].lane/lan
1254                                     ↳ e_i[16]_GND_19_o_equal_6_o<16>1
1255 SLICE_X98Y185.D2    net (fanout=2)          2.652  SciEngines_API_Core/core/channel_up
1256   ↳ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1257 SLICE_X98Y185.D     Tilo                      0.205  SciEngines_API_Core/core/channel_up_
1258   ↳ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1259                                     SciEngines_API_Core/core/channel_up_next/lan
1260                                     ↳ e_in/com_lanes_in[0].lane/lane
1261                                     ↳ _i[16]_GND_19_o_equal_6_o<16>21

```

```

1246 SLICE_X98Y185.C6      net (fanout=2)      0.124  SciEngines_API_Core/core/channel_up_
    ↪ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>2
1247 SLICE_X98Y185.CLK    Tas                  0.341  SciEngines_API_Core/core/channel_up_
    ↪ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1248                               SciEngines_API_Core/core/channel_up_next/lane_in_
    ↪ /com_lanes_in[0].lane/Mmux_GND_
    ↪ _19_o_chunk_passed[1]_MUX_70_o1
1249                               SciEngines_API_Core/core/channel_up_n_
    ↪ ext/lane_in/com_lanes_in[0].la_
    ↪ ne/chunk_passed_2

1250 -----
1251 Total                               7.509ns (1.509ns logic, 6.000ns route)
1252                               (20.1% logic, 79.9% route)
1253
1254 -----
1255 Slack (setup path):      3.193ns (requirement - (data path - clock path skew + uncertainty))
1256 Source:
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_15 (FF)
1257 Destination:
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
    ↪ (FF)
1258 Requirement:            10.000ns
1259 Data Path Delay:         6.692ns (Levels of Logic = 3)
1260 Clock Path Skew:         -0.018ns (0.233 - 0.251)
1261 Source Clock:            SciEngines_API_Core/cni_dom rising at -0.416ns
1262 Destination Clock:      SciEngines_API_Core/cni_dom rising at 9.584ns
1263 Clock Uncertainty:       0.097ns
1264
1265 Clock Uncertainty:        0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1266 Total System Jitter (TSJ): 0.070ns
1267 Discrete Jitter (DJ):    0.181ns
1268 Phase Error (PE):        0.000ns
1269
1270 Maximum Data Path at Slow Process Corner:
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_15 to
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1271 Location          Delay type          Delay(ns)  Physical Resource
1272                               Logical Resource(s)
1273 -----
1274 SLICE_X100Y187.DQ    Tcko                  0.447
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<15>
1275                               SciEngines_API_Core/core/channel_up_next/lane_in_
    ↪ /com_lanes_in[0].lane/lane_i_15
1276 SLICE_X77Y181.A3     net (fanout=3)      2.664
    ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<15>
1277 SLICE_X77Y181.A      Tilo                  0.259  SciEngines_API_Core/N128

```

```

1278 SciEngines_API_Core/core/channel_up_next/lan_
      ↪ ne_in/com_lanes_in[0].lane/lan_
      ↪ e_i[16]_GND_19_o_equal_6_o<16>1
1279 SLICE_X98Y185.D2 net (fanout=2) 2.652 SciEngines_API_Core/core/channel_up_
      ↪ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1280 SLICE_X98Y185.D Tilo 0.205 SciEngines_API_Core/core/channel_up_
      ↪ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1281 SciEngines_API_Core/core/channel_up_next/lan_
      ↪ e_in/com_lanes_in[0].lane/lane_
      ↪ _i[16]_GND_19_o_equal_6_o<16>21
1282 SLICE_X98Y185.C6 net (fanout=2) 0.124 SciEngines_API_Core/core/channel_up_
      ↪ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>2
1283 SLICE_X98Y185.CLK Tas 0.341 SciEngines_API_Core/core/channel_up_
      ↪ next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1284 SciEngines_API_Core/core/channel_up_next/lane_in_
      ↪ /com_lanes_in[0].lane/Mmux_GND_
      ↪ _19_o_chunk_passed[1]_MUX_70_o1
1285 SciEngines_API_Core/core/channel_up_n_
      ↪ ext/lane_in/com_lanes_in[0].la_
      ↪ ne/chunk_passed_2
1286 -----
1287 Total 6.692ns (1.252ns logic, 5.440ns route)
1288 (18.7% logic, 81.3% route)
1289
1290 -----
1291 Slack (setup path): 3.387ns (requirement - (data path - clock path skew + uncertainty))
1292 Source:
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_3 (FF)
1293 Destination:
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
      ↪ (FF)
1294 Requirement: 10.000ns
1295 Data Path Delay: 6.498ns (Levels of Logic = 3)
1296 Clock Path Skew: -0.018ns (0.145 - 0.163)
1297 Source Clock: SciEngines_API_Core/cni_dom rising at -0.416ns
1298 Destination Clock: SciEngines_API_Core/cni_dom rising at 9.584ns
1299 Clock Uncertainty: 0.097ns
1300
1301 Clock Uncertainty: 0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1302 Total System Jitter (TSJ): 0.070ns
1303 Discrete Jitter (DJ): 0.181ns
1304 Phase Error (PE): 0.000ns
1305
1306 Maximum Data Path at Slow Process Corner:
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_3 to
      ↪ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_2
1307 Location Delay type Delay(ns) Physical Resource

```

|      |                     |                                                                                      |                                                             |                                      |
|------|---------------------|--------------------------------------------------------------------------------------|-------------------------------------------------------------|--------------------------------------|
| 1308 |                     |                                                                                      |                                                             | Logical Resource(s)                  |
| 1309 |                     |                                                                                      |                                                             | -----                                |
| 1310 | SLICE_X99Y190.DQ    | Tcko                                                                                 | 0.391                                                       |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<3>      |                                                             |                                      |
| 1311 |                     | SciEngines_API_Core/core/channel_up_next/lane_i                                      |                                                             |                                      |
|      | ↪                   | n/com_lanes_in[0].lane/lane_i_3                                                      |                                                             |                                      |
| 1312 | SLICE_X77Y181.A5    | net (fanout=3)                                                                       | 2.526                                                       |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<3>      |                                                             |                                      |
| 1313 | SLICE_X77Y181.A     | Tilo                                                                                 | 0.259                                                       | SciEngines_API_Core/N128             |
| 1314 |                     | SciEngines_API_Core/core/channel_up_next/la                                          |                                                             |                                      |
|      | ↪                   | ne_in/com_lanes_in[0].lane/lan                                                       |                                                             |                                      |
|      | ↪                   | e_i[16]_GND_19_o_equal_6_o<16>1                                                      |                                                             |                                      |
| 1315 | SLICE_X98Y185.D2    | net (fanout=2)                                                                       | 2.652                                                       | SciEngines_API_Core/core/channel_up  |
|      | ↪                   | _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1                |                                                             |                                      |
| 1316 | SLICE_X98Y185.D     | Tilo                                                                                 | 0.205                                                       | SciEngines_API_Core/core/channel_up_ |
|      | ↪                   | next/lane_in/com_lanes_in[0].lane/chunk_passed_2                                     |                                                             |                                      |
| 1317 |                     | SciEngines_API_Core/core/channel_up_next/lan                                         |                                                             |                                      |
|      | ↪                   | e_in/com_lanes_in[0].lane/lane                                                       |                                                             |                                      |
|      | ↪                   | _i[16]_GND_19_o_equal_6_o<16>21                                                      |                                                             |                                      |
| 1318 | SLICE_X98Y185.C6    | net (fanout=2)                                                                       | 0.124                                                       | SciEngines_API_Core/core/channel_up  |
|      | ↪                   | _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>2                |                                                             |                                      |
| 1319 | SLICE_X98Y185.CLK   | Tas                                                                                  | 0.341                                                       | SciEngines_API_Core/core/channel_up_ |
|      | ↪                   | next/lane_in/com_lanes_in[0].lane/chunk_passed_2                                     |                                                             |                                      |
| 1320 |                     | SciEngines_API_Core/core/channel_up_next/lane_in                                     |                                                             |                                      |
|      | ↪                   | /com_lanes_in[0].lane/Mmux_GND                                                       |                                                             |                                      |
|      | ↪                   | _19_o_chunk_passed[1]_MUX_70_o1                                                      |                                                             |                                      |
| 1321 |                     | SciEngines_API_Core/core/channel_up_n                                                |                                                             |                                      |
|      | ↪                   | ext/lane_in/com_lanes_in[0].la                                                       |                                                             |                                      |
|      | ↪                   | ne/chunk_passed_2                                                                    |                                                             |                                      |
| 1322 |                     |                                                                                      |                                                             | -----                                |
| 1323 | Total               |                                                                                      | 6.498ns                                                     | (1.196ns logic, 5.302ns route)       |
| 1324 |                     |                                                                                      |                                                             | (18.4% logic, 81.6% route)           |
| 1325 |                     |                                                                                      |                                                             |                                      |
| 1326 |                     |                                                                                      |                                                             | -----                                |
| 1327 |                     |                                                                                      |                                                             |                                      |
| 1328 | Paths for end point |                                                                                      |                                                             |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3 |                                                             |                                      |
|      | ↪                   | (SLICE_X99Y185.B4), 7 paths                                                          |                                                             |                                      |
| 1329 |                     |                                                                                      |                                                             | -----                                |
| 1330 | Slack (setup path): | 2.846ns                                                                              | (requirement - (data path - clock path skew + uncertainty)) |                                      |
| 1331 | Source:             |                                                                                      |                                                             |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_11 (FF) |                                                             |                                      |
| 1332 | Destination:        |                                                                                      |                                                             |                                      |
|      | ↪                   | SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3 |                                                             |                                      |
|      | ↪                   | (FF)                                                                                 |                                                             |                                      |
| 1333 | Requirement:        | 10.000ns                                                                             |                                                             |                                      |
| 1334 | Data Path Delay:    | 7.043ns                                                                              | (Levels of Logic = 3)                                       |                                      |

```

1335 Clock Path Skew:      -0.014ns (0.145 - 0.159)
1336 Source Clock:        SciEngines_API_Core/cni_dom rising at -0.416ns
1337 Destination Clock:   SciEngines_API_Core/cni_dom rising at 9.584ns
1338 Clock Uncertainty:    0.097ns
1339
1340 Clock Uncertainty:      0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1341   Total System Jitter (TSJ): 0.070ns
1342   Discrete Jitter (DJ):    0.181ns
1343   Phase Error (PE):        0.000ns
1344
1345 Maximum Data Path at Slow Process Corner:
1346   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_11 to
1347   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1348 Location              Delay type          Delay(ns)  Physical Resource
1349                               Logical Resource(s)
1350 -----
1351 SLICE_X99Y187.DQ      Tcko                      0.391
1352   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<11>
1353                               SciEngines_API_Core/core/channel_up_next/lane_in_
1354                               ↳ /com_lanes_in[0].lane/lane_i_11
1355 SLICE_X77Y181.C3      net (fanout=3)          2.619
1356   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<11>
1357 SLICE_X77Y181.CMUX    Tilo                      0.313  SciEngines_API_Core/N128
1358                               SciEngines_API_Core/core/channel_up_next/lane_i_
1359                               ↳ n/com_lanes_in[0].lane/lane_i[
1360                               ↳ 16]_GND_19_o_equal_6_o<16>1_SW0
1361 SLICE_X77Y181.A2      net (fanout=1)          0.605  SciEngines_API_Core/N138
1362 SLICE_X77Y181.A        Tilo                      0.259  SciEngines_API_Core/N128
1363                               SciEngines_API_Core/core/channel_up_next/la_
1364                               ↳ ne_in/com_lanes_in[0].lane/lan_
1365                               ↳ e_i[16]_GND_19_o_equal_6_o<16>1
1366 SLICE_X99Y185.B4      net (fanout=2)          2.534  SciEngines_API_Core/core/channel_up_
1367   ↳ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1368 SLICE_X99Y185.CLK     Tas                      0.322  SciEngines_API_Core/core/channel_up_
1369   ↳ next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1370                               SciEngines_API_Core/core/channel_up_next/lane_in/
1371                               ↳ com_lanes_in[0].lane/Mmux_GND_
1372                               ↳ 19_o_chunk_passed[2]_MUX_71_o11
1373                               SciEngines_API_Core/core/channel_up_n_
1374                               ↳ ext/lane_in/com_lanes_in[0].la_
1375                               ↳ ne/chunk_passed_3
1376 -----
1377 Total                                7.043ns (1.285ns logic, 5.758ns route)
1378                                (18.2% logic, 81.8% route)
1379 -----
1380 Slack (setup path):      3.659ns (requirement - (data path - clock path skew + uncertainty))

```

```

1367 Source:
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_15 (FF)
1368 Destination:
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3
    ↳ (FF)
1369 Requirement:      10.000ns
1370 Data Path Delay:   6.226ns (Levels of Logic = 2)
1371 Clock Path Skew:   -0.018ns (0.233 - 0.251)
1372 Source Clock:      SciEngines_API_Core/cni_dom rising at -0.416ns
1373 Destination Clock: SciEngines_API_Core/cni_dom rising at 9.584ns
1374 Clock Uncertainty: 0.097ns
1375
1376 Clock Uncertainty: 0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1377   Total System Jitter (TSJ): 0.070ns
1378   Discrete Jitter (DJ):      0.181ns
1379   Phase Error (PE):          0.000ns
1380
1381 Maximum Data Path at Slow Process Corner:
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_15 to
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1382   Location          Delay type          Delay(ns) Physical Resource
1383                                     Logical Resource(s)
1384   -----
1385 SLICE_X100Y187.DQ    Tcko          0.447
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<15>
1386                                     SciEngines_API_Core/core/channel_up_next/lane_in_
    ↳ /com_lanes_in[0].lane/lane_i_15
1387 SLICE_X77Y181.A3    net (fanout=3)    2.664
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<15>
1388 SLICE_X77Y181.A     Tilo          0.259   SciEngines_API_Core/N128
1389                                     SciEngines_API_Core/core/channel_up_next/la
    ↳ ne_in/com_lanes_in[0].lane/lan_
    ↳ e_i[16]_GND_19_o_equal_6_o<16>1
1390 SLICE_X99Y185.B4    net (fanout=2)    2.534   SciEngines_API_Core/core/channel_up_
    ↳ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1391 SLICE_X99Y185.CLK   Tas          0.322   SciEngines_API_Core/core/channel_up_
    ↳ next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1392                                     SciEngines_API_Core/core/channel_up_next/lane_in/
    ↳ com_lanes_in[0].lane/Mmux_GND_
    ↳ 19_o_chunk_passed[2]_MUX_71_o11
1393                                     SciEngines_API_Core/core/channel_up_n
    ↳ ext/lane_in/com_lanes_in[0].la
    ↳ ne/chunk_passed_3
1394   -----
1395 Total                6.226ns (1.028ns logic, 5.198ns route)
1396                                     (16.5% logic, 83.5% route)
1397

```

```

1398 -----
1399 Slack (setup path):      3.853ns (requirement - (data path - clock path skew + uncertainty))
1400 Source:
1401   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_3 (FF)
1402 Destination:
1403   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1404   ↳ (FF)
1405 Requirement:             10.000ns
1406 Data Path Delay:         6.032ns (Levels of Logic = 2)
1407 Clock Path Skew:         -0.018ns (0.145 - 0.163)
1408 Source Clock:            SciEngines_API_Core/cni_dom rising at -0.416ns
1409 Destination Clock:       SciEngines_API_Core/cni_dom rising at 9.584ns
1410 Clock Uncertainty:       0.097ns
1411
1412 Clock Uncertainty:       0.097ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1413   Total System Jitter (TSJ): 0.070ns
1414   Discrete Jitter (DJ):    0.181ns
1415   Phase Error (PE):        0.000ns
1416
1417 Maximum Data Path at Slow Process Corner:
1418   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i_3 to
1419   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1420
1421 Location          Delay type          Delay(ns)  Physical Resource
1422                                     Logical Resource(s)
1423 -----
1424 SLICE_X99Y190.DQ    Tcko                                0.391
1425   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<3>
1426                                     SciEngines_API_Core/core/channel_up_next/lane_i_
1427                                     ↳ n/com_lanes_in[0].lane/lane_i_3
1428
1429 SLICE_X77Y181.A5    net (fanout=3)          2.526
1430   ↳ SciEngines_API_Core/core/channel_up_next/lane_in/com_lanes_in[0].lane/lane_i<3>
1431
1432 SLICE_X77Y181.A     Tilo                                0.259  SciEngines_API_Core/N128
1433                                     SciEngines_API_Core/core/channel_up_next/la_
1434                                     ↳ ne_in/com_lanes_in[0].lane/lan_
1435                                     ↳ e_i[16]_GND_19_o_equal_6_o<16>1
1436
1437 SLICE_X99Y185.B4    net (fanout=2)          2.534  SciEngines_API_Core/core/channel_up_
1438   ↳ _next/lane_in/com_lanes_in[0].lane/lane_i[16]_GND_19_o_equal_6_o<16>1
1439
1440 SLICE_X99Y185.CLK    Tas                                0.322  SciEngines_API_Core/core/channel_up_
1441   ↳ next/lane_in/com_lanes_in[0].lane/chunk_passed_3
1442                                     SciEngines_API_Core/core/channel_up_next/lane_in/
1443                                     ↳ com_lanes_in[0].lane/Mmux_GND_
1444                                     ↳ 19_o_chunk_passed[2]_MUX_71_o11
1445                                     SciEngines_API_Core/core/channel_up_n_
1446                                     ↳ ext/lane_in/com_lanes_in[0].la_
1447                                     ↳ ne/chunk_passed_3
1448 -----
1449 Total                                     6.032ns (0.972ns logic, 5.060ns route)

```

```

1429                                     (16.1% logic, 83.9% route)
1430
1431 -----
1432
1433 Hold Paths: TS_SciEngines_API_Core_api_clk_mgmt_dn_clkout1 = PERIOD TIMEGRP
1434             "SciEngines_API_Core_api_clk_mgmt_dn_clkout1" TS_CNI_CLK PHASE
1435             -0.416666667 ns HIGH 50%;
1436 -----
1437
1438 Paths for end point SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_f
    ↳ ifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1
    ↳ (SLICE_X104Y178.BI), 1 path
1439 -----
1440 Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
1441 Source:                SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din_21 (FF)
1442 Destination:          SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1
    ↳ (RAM)
1443 Requirement:          0.000ns
1444 Data Path Delay:       0.311ns (Levels of Logic = 0)
1445 Clock Path Skew:       0.004ns (0.043 - 0.039)
1446 Source Clock:          SciEngines_API_Core/cni_dom rising at 9.584ns
1447 Destination Clock:     SciEngines_API_Core/cni_dom rising at 9.584ns
1448 Clock Uncertainty:     0.000ns
1449
1450 Minimum Data Path at Fast Process Corner:
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din_21 to
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_fifo_generator/
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1
1451 Location              Delay type      Delay(ns)  Physical Resource
1452                               Logical Resource(s)
1453 -----
1454 SLICE_X105Y179.BQ      Tcko              0.198
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din<23>
1455                               SciEngines_API_Core/core/channel_up_n
    ↳ ext/lane_in/ff_out_din_21
1456 SLICE_X104Y178.BI      net (fanout=1)      0.113
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din<21>
1457 SLICE_X104Y178.CLK      Tdh              (-Th)      0.000
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<23>
1458                               SciEngines_API_Core/core/channel_up_n
    ↳ ext/lane_in/output_fifo/U0/xst
    ↳ _fifo_generator/gconvfifo.rf/g
    ↳ rf.rf/gntv_or_sync_fifo.mem/gd
    ↳ m.dm/Mram_RAM4_RAMB_D1
1459 -----

```

```

1460      Total                                0.311ns (0.198ns logic, 0.113ns route)
1461                                           (63.7% logic, 36.3% route)
1462
1463 -----
1464
1465 Paths for end point SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_f
    ↳ ifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC
    ↳ (SLICE_X104Y178.CX), 1 path
1466 -----
1467 Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
1468 Source:                SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din_22 (FF)
1469 Destination:          SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xs
    ↳ t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC
    ↳ (RAM)
1470 Requirement:          0.000ns
1471 Data Path Delay:       0.314ns (Levels of Logic = 0)
1472 Clock Path Skew:      0.004ns (0.043 - 0.039)
1473 Source Clock:         SciEngines_API_Core/cni_dom rising at 9.584ns
1474 Destination Clock:    SciEngines_API_Core/cni_dom rising at 9.584ns
1475 Clock Uncertainty:    0.000ns
1476
1477 Minimum Data Path at Fast Process Corner:
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din_22 to
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_fifo_generator/
    ↳ gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC
1478 Location              Delay type          Delay(ns)  Physical Resource
1479                               Logical Resource(s)
1480 -----
1481 SLICE_X105Y179.CQ      Tcko              0.198
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din<23>
1482                               SciEngines_API_Core/core/channel_up_n
    ↳ ext/lane_in/ff_out_din_22
1483 SLICE_X104Y178.CX      net (fanout=1)      0.214
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din<22>
1484 SLICE_X104Y178.CLK      Tdh              (-Th)      0.098
    ↳ SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_fifo_generato
    ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<23>
1485                               SciEngines_API_Core/core/channel_up_n
    ↳ ext/lane_in/output_fifo/U0/xst
    ↳ _fifo_generator/gconvfifo.rf/g
    ↳ rf.rf/gntv_or_sync_fifo.mem/gd
    ↳ m.dm/Mram_RAM4_RAMC
1486 -----
1487      Total                                0.314ns (0.100ns logic, 0.214ns route)
1488                                           (31.8% logic, 68.2% route)
1489
1490 -----

```

1491

1492 Paths for end point SciEngines\_API\_Core/core/channel\_up\_next/lane\_in/output\_fifo/U0/xst\_f  
 ↳ ifo\_generator/gconvfifo.rf/grf.rf/gntv\_or\_sync\_fifo.mem/gdm.dm/Mram\_RAM122/SP  
 ↳ (SLICE\_X90Y164.DX), 1 path

1493

1494 Slack (hold path): 0.361ns (requirement - (clock path skew + uncertainty - data path))  
 1495 Source: SciEngines\_API\_Core/core/channel\_up\_next/lane\_in/ff\_out\_din\_67 (FF)  
 1496 Destination: SciEngines\_API\_Core/core/channel\_up\_next/lane\_in/output\_fifo/U0/xs  
 ↳ t\_fifo\_generator/gconvfifo.rf/grf.rf/gntv\_or\_sync\_fifo.mem/gdm.dm/Mram\_RAM122/SP  
 ↳ (RAM)  
 1497 Requirement: 0.000ns  
 1498 Data Path Delay: 0.367ns (Levels of Logic = 0)  
 1499 Clock Path Skew: 0.006ns (0.072 - 0.066)  
 1500 Source Clock: SciEngines\_API\_Core/cni\_dom rising at 9.584ns  
 1501 Destination Clock: SciEngines\_API\_Core/cni\_dom rising at 9.584ns  
 1502 Clock Uncertainty: 0.000ns

1503

1504 Minimum Data Path at Fast Process Corner:

↳ SciEngines\_API\_Core/core/channel\_up\_next/lane\_in/ff\_out\_din\_67 to  
 ↳ SciEngines\_API\_Core/core/channel\_up\_next/lane\_in/output\_fifo/U0/xst\_fifo\_generator/  
 ↳ gconvfifo.rf/grf.rf/gntv\_or\_sync\_fifo.mem/gdm.dm/Mram\_RAM122/SP

| Location                                                          | Delay type | Delay(ns) | Physical Resource | Logical Resource(s) |
|-------------------------------------------------------------------|------------|-----------|-------------------|---------------------|
| SLICE_X89Y165.DQ                                                  | Tcko       | 0.198     |                   |                     |
| ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din<67> |            |           |                   |                     |
| SciEngines_API_Core/core/channel_up_n                             |            |           |                   |                     |
| ↳ ext/lane_in/ff_out_din_67                                       |            |           |                   |                     |

|                                                                                     |                |       |  |  |
|-------------------------------------------------------------------------------------|----------------|-------|--|--|
| SLICE_X90Y164.DX                                                                    | net (fanout=1) | 0.250 |  |  |
| ↳ SciEngines_API_Core/core/channel_up_next/lane_in/ff_out_din<67>                   |                |       |  |  |
| SLICE_X90Y164.CLK                                                                   | Tdh (-Th)      | 0.081 |  |  |
| ↳ SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_fifo_generato |                |       |  |  |
| ↳ r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<67>                     |                |       |  |  |

|  |  |  |                                       |  |
|--|--|--|---------------------------------------|--|
|  |  |  | SciEngines_API_Core/core/channel_up_n |  |
|  |  |  | ↳ ext/lane_in/output_fifo/U0/xst      |  |
|  |  |  | ↳ _fifo_generator/gconvfifo.rf/g      |  |
|  |  |  | ↳ rf.rf/gntv_or_sync_fifo.mem/gd      |  |
|  |  |  | ↳ m.dm/Mram_RAM122/SP                 |  |

1513

1514 Total 0.367ns (0.117ns logic, 0.250ns route)  
 1515 (31.9% logic, 68.1% route)

1516

1517

1518

1519 Component Switching Limit Checks: TS\_SciEngines\_API\_Core\_api\_clk\_mgmt\_dn\_clkout1 = PERIOD  
 ↳ TIMEGRP

1520 "SciEngines\_API\_Core\_api\_clk\_mgmt\_dn\_clkout1" TS\_CNI\_CLK PHASE

```

1521         -0.416666667 ns HIGH 50%;
1522 -----
1523 Slack: 8.270ns (period - min period limit)
1524   Period: 10.000ns
1525   Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
1526   Physical resource: SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf/I0
1527   Logical resource: SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf/I0
1528   Location pin: BUFGMUX_X2Y1.I0
1529   Clock network: SciEngines_API_Core/api_clk_mgmt_dn/clkout1
1530 -----
1531 Slack: 8.962ns (period - min period limit)
1532   Period: 10.000ns
1533   Min period limit: 1.038ns (963.391MHz) (Tcp)
1534   Physical resource: SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_
    ↪ fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<67>/CLK
1535   Logical resource: SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_f
    ↪ ifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122/DP/CLK
1536   Location pin: SLICE_X90Y164.CLK
1537   Clock network: SciEngines_API_Core/cni_dom
1538 -----
1539 Slack: 8.962ns (period - min period limit)
1540   Period: 10.000ns
1541   Min period limit: 1.038ns (963.391MHz) (Tcp)
1542   Physical resource: SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_
    ↪ fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<67>/CLK
1543   Logical resource: SciEngines_API_Core/core/channel_up_next/lane_in/output_fifo/U0/xst_f
    ↪ ifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122/SP/CLK
1544   Location pin: SLICE_X90Y164.CLK
1545   Clock network: SciEngines_API_Core/cni_dom
1546 -----
1547
1548 =====
1549 Timing constraint: TIMEGRP "TNM_CPI" OFFSET = IN 3 ns VALID 9.4 ns BEFORE COMP
1550 "CPI_CLK";
1551 For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).
1552
1553 34 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
1554 0 timing errors detected. (0 setup errors, 0 hold errors)
1555 Minimum allowable offset is 2.666ns.
1556 -----
1557
1558 Paths for end point SciEngines_API_Core/lane_phy_con[14].cpi_DDR (ILOGIC_X19Y1.D), 2 paths
1559 -----
1560 Slack (setup path): 0.334ns (requirement - (data path - clock path - clock arrival +
    ↪ uncertainty))
1561   Source: CPI<14> (PAD)
1562   Destination: SciEngines_API_Core/lane_phy_con[14].cpi_DDR (FF)

```

```

1563 Destination Clock:    SciEngines_API_Core/clock_int rising at -0.416ns
1564 Requirement:         3.000ns
1565 Data Path Delay:      1.924ns (Levels of Logic = 2)
1566 Clock Path Delay:     -0.064ns (Levels of Logic = 4)
1567 Clock Uncertainty:    0.262ns
1568
1569 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1570   Total System Jitter (TSJ): 0.050ns
1571   Discrete Jitter (DJ):     0.181ns
1572   Phase Error (PE):         0.167ns
1573
1574 Maximum Data Path at Slow Process Corner: CPI<14> to
    ↳ SciEngines_API_Core/lane_phy_con[14].cpi_DDR
1575   Location            Delay type            Delay(ns) Physical Resource
1576                                     Logical Resource(s)
1577   -----
1578   AD14.I              Tiopi                  0.790    CPI<14>
1579                                     CPI<14>
1580                                     SciEngines_API_Core/lane_phy_con[14].
1581                                     ↳ cpi_lane_ibuf
1582                                     ProtoComp153.IMUX.31
1583   ILOGIC_X19Y1.D      net (fanout=1)          0.219    SciEngines_API_Core/cpiLane_rx<14>
1584   ILOGIC_X19Y1.CLK0    Tidock                  0.915    SciEngines_API_Core/cpiLane_fd0<29>
1585                                     ProtoComp163.D20FFBYP_SRC.31
1586                                     SciEngines_API_Core/lane_phy_con[14].cpi_DDR
1587   -----
1588   Total                1.924ns (1.705ns logic, 0.219ns route)
1589                                     (88.6% logic, 11.4% route)
1590
1591 Minimum Clock Path at Slow Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[14].cpi_DDR
1592   Location            Delay type            Delay(ns) Physical Resource
1593                                     Logical Resource(s)
1594   -----
1595   AF12.I              Tiopi                  0.684    CPI_CLK
1596                                     CPI_CLK
1597                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
1598                                     ProtoComp162.IMUX.1
1599   BUFIO2_X1Y7.I       net (fanout=1)          0.246
1600   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
1601   BUFIO2_X1Y7.DIVCLK    Tbufcko_DIVCLK          0.105    SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
1602                                     SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
1603   PLL_ADV_X0Y2.CLKIN2 net (fanout=1)          0.486
1604   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
1605   PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK          -3.582
1606   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
1607                                     SciEngines_API_Core/api_clk_mgmt_up/p
1608   ↳ ll_base_inst/PLL_ADV

```

```

1604   BUFGMUX_X2Y4.I0      net (fanout=1)      0.391
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
1605   BUFGMUX_X2Y4.0      Tgi0o      0.197
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1606                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1607   ILOGIC_X19Y1.CLK0    net (fanout=1608)    1.409    SciEngines_API_Core/clk_int
1608   -----
1609   Total                  -0.064ns (-2.596ns logic, 2.532ns route)
1610
1611 -----
1612 Slack (setup path):    5.329ns (requirement - (data path - clock path - clock arrival +
      ↳ uncertainty))
1613 Source:                CPI<14> (PAD)
1614 Destination:          SciEngines_API_Core/lane_phy_con[14].cpi_DDR (FF)
1615 Destination Clock:     SciEngines_API_Core/clk_int falling at 4.584ns
1616 Requirement:          3.000ns
1617 Data Path Delay:       1.924ns (Levels of Logic = 2)
1618 Clock Path Delay:      -0.069ns (Levels of Logic = 4)
1619 Clock Uncertainty:     0.262ns
1620
1621 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1622 Total System Jitter (TSJ): 0.050ns
1623 Discrete Jitter (DJ):  0.181ns
1624 Phase Error (PE):      0.167ns
1625
1626 Maximum Data Path at Slow Process Corner: CPI<14> to
      ↳ SciEngines_API_Core/lane_phy_con[14].cpi_DDR
1627 Location      Delay type      Delay(ns)  Physical Resource
1628                                     Logical Resource(s)
1629 -----
1630 AD14.I        Tiopi          0.790     CPI<14>
1631                                     CPI<14>
1632                                     SciEngines_API_Core/lane_phy_con[14]._j
      ↳ cpi_lane_ibuf
1633                                     ProtoComp153.IMUX.31
1634 ILOGIC_X19Y1.D    net (fanout=1)    0.219     SciEngines_API_Core/cpiLane_rx<14>
1635 ILOGIC_X19Y1.CLK1 Tidock          0.915     SciEngines_API_Core/cpiLane_fd0<29>
1636                                     ProtoComp163.D20FFBYP_SRC.31
1637                                     SciEngines_API_Core/lane_phy_con[14].cpi_DDR
1638 -----
1639 Total                  1.924ns (1.705ns logic, 0.219ns route)
1640                                     (88.6% logic, 11.4% route)
1641
1642 Minimum Clock Path at Slow Process Corner: CPI_CLK to
      ↳ SciEngines_API_Core/lane_phy_con[14].cpi_DDR
1643 Location      Delay type      Delay(ns)  Physical Resource
1644                                     Logical Resource(s)

```

```

1645 -----
1646 AF12.I          Tiopi          0.684  CPI_CLK
1647                               CPI_CLK
1648                               SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
1649                               ProtoComp162.IMUX.1
1650 BUFI02_X1Y7.I    net (fanout=1)    0.246
1651   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
1652 BUFI02_X1Y7.DIVCLK  Tbufcko_DIVCLK    0.105  SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
1653                               SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
1654 PLL_ADV_X0Y2.CLKIN2 net (fanout=1)    0.486
1655   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
1656 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK    -3.582
1657   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
1658                               SciEngines_API_Core/api_clk_mgmt_up/p_
1659                               ↳ ll_base_inst/PLL_ADV
1660 BUFGMUX_X2Y4.I0    net (fanout=1)    0.391
1661   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
1662 BUFGMUX_X2Y4.0      Tgi0o          0.197
1663   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1664                               SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1665 ILOGIC_X19Y1.CLK1  net (fanout=1608)    1.404  SciEngines_API_Core/clk_int
1666 -----
1667 Total          -0.069ns (-2.596ns logic, 2.527ns route)
1668 -----
1669 Paths for end point SciEngines_API_Core/lane_phy_con[13].cpi_DDR (ILOGIC_X29Y1.D), 2 paths
1670 -----
1671 Slack (setup path): 0.339ns (requirement - (data path - clock path - clock arrival +
1672   ↳ uncertainty))
1673 Source:             CPI<13> (PAD)
1674 Destination:        SciEngines_API_Core/lane_phy_con[13].cpi_DDR (FF)
1675 Destination Clock:   SciEngines_API_Core/clk_int rising at -0.416ns
1676 Requirement:        3.000ns
1677 Data Path Delay:     1.924ns (Levels of Logic = 2)
1678 Clock Path Delay:    -0.059ns (Levels of Logic = 4)
1679 Clock Uncertainty:   0.262ns
1680
1681 Clock Uncertainty:    0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1682 Total System Jitter (TSJ): 0.050ns
1683 Discrete Jitter (DJ): 0.181ns
1684 Phase Error (PE):    0.167ns
1685
1686 Maximum Data Path at Slow Process Corner: CPI<13> to
1687   ↳ SciEngines_API_Core/lane_phy_con[13].cpi_DDR
1688 Location          Delay type          Delay(ns)  Physical Resource
1689                               Logical Resource(s)

```

|      |                                                                           |                                                                                     |           |                                                                   |
|------|---------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-----------|-------------------------------------------------------------------|
| 1684 | -----                                                                     |                                                                                     |           |                                                                   |
| 1685 | Y16.I                                                                     | Tiopi                                                                               | 0.790     | CPI<13>                                                           |
| 1686 |                                                                           |                                                                                     |           | CPI<13>                                                           |
| 1687 |                                                                           |                                                                                     |           | SciEngines_API_Core/lane_phy_con[13]._j<br>↪ cpi_lane_ibuf        |
| 1688 |                                                                           |                                                                                     |           | ProtoComp153.IMUX.30                                              |
| 1689 | ILOGIC_X29Y1.D                                                            | net (fanout=1)                                                                      | 0.219     | SciEngines_API_Core/cpiLane_rx<13>                                |
| 1690 | ILOGIC_X29Y1.CLK0                                                         | Tidock                                                                              | 0.915     | SciEngines_API_Core/cpiLane_fd0<27>                               |
| 1691 |                                                                           |                                                                                     |           | ProtoComp163.D20FFBYP_SRC.30                                      |
| 1692 |                                                                           |                                                                                     |           | SciEngines_API_Core/lane_phy_con[13].cpi_DDR                      |
| 1693 | -----                                                                     |                                                                                     |           |                                                                   |
| 1694 | Total                                                                     |                                                                                     | 1.924ns   | (1.705ns logic, 0.219ns route)                                    |
| 1695 |                                                                           |                                                                                     |           | (88.6% logic, 11.4% route)                                        |
| 1696 |                                                                           |                                                                                     |           |                                                                   |
| 1697 | Minimum Clock Path at Slow Process Corner: CPI_CLK to                     |                                                                                     |           |                                                                   |
|      | ↪ SciEngines_API_Core/lane_phy_con[13].cpi_DDR                            |                                                                                     |           |                                                                   |
| 1698 | Location                                                                  | Delay type                                                                          | Delay(ns) | Physical Resource                                                 |
| 1699 |                                                                           |                                                                                     |           | Logical Resource(s)                                               |
| 1700 | -----                                                                     |                                                                                     |           |                                                                   |
| 1701 | AF12.I                                                                    | Tiopi                                                                               | 0.684     | CPI_CLK                                                           |
| 1702 |                                                                           |                                                                                     |           | CPI_CLK                                                           |
| 1703 |                                                                           |                                                                                     |           | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf                    |
| 1704 |                                                                           |                                                                                     |           | ProtoComp162.IMUX.1                                               |
| 1705 | BUFIO2_X1Y7.I                                                             | net (fanout=1)                                                                      | 0.246     |                                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1                              |                                                                                     |           |                                                                   |
| 1706 | BUFIO2_X1Y7.DIVCLK                                                        | Tbufcko_DIVCLK                                                                      | 0.105     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1                                |
| 1707 |                                                                           |                                                                                     |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1                                |
| 1708 | PLL_ADV_X0Y2.CLKIN2                                                       | net (fanout=1)                                                                      | 0.486     |                                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                                                                                     |           |                                                                   |
| 1709 | PLL_ADV_X0Y2.CLKOUT0                                                      | Tpllcko_CLK                                                                         | -3.582    |                                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV               |                                                                                     |           |                                                                   |
| 1710 |                                                                           |                                                                                     |           | SciEngines_API_Core/api_clk_mgmt_up/p_j<br>↪ ll_base_inst/PLL_ADV |
| 1711 | BUFGMUX_X2Y4.I0                                                           | net (fanout=1)                                                                      | 0.391     |                                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout0                             |                                                                                     |           |                                                                   |
| 1712 | BUFGMUX_X2Y4.0                                                            | Tgi0o                                                                               | 0.197     |                                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                         |                                                                                     |           |                                                                   |
| 1713 |                                                                           |                                                                                     |           | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                   |
| 1714 | ILOGIC_X29Y1.CLK0                                                         | net (fanout=1608)                                                                   | 1.414     | SciEngines_API_Core/clock_int                                     |
| 1715 | -----                                                                     |                                                                                     |           |                                                                   |
| 1716 | Total                                                                     |                                                                                     | -0.059ns  | (-2.596ns logic, 2.537ns route)                                   |
| 1717 |                                                                           |                                                                                     |           |                                                                   |
| 1718 | -----                                                                     |                                                                                     |           |                                                                   |
| 1719 | Slack (setup path):                                                       | 5.333ns (requirement - (data path - clock path - clock arrival +<br>↪ uncertainty)) |           |                                                                   |
| 1720 | Source:                                                                   | CPI<13> (PAD)                                                                       |           |                                                                   |
| 1721 | Destination:                                                              | SciEngines_API_Core/lane_phy_con[13].cpi_DDR (FF)                                   |           |                                                                   |

```

1722 Destination Clock:    SciEngines_API_Core/clk_int falling at 4.584ns
1723 Requirement:         3.000ns
1724 Data Path Delay:      1.924ns (Levels of Logic = 2)
1725 Clock Path Delay:      -0.065ns (Levels of Logic = 4)
1726 Clock Uncertainty:    0.262ns
1727
1728 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1729   Total System Jitter (TSJ): 0.050ns
1730   Discrete Jitter (DJ):      0.181ns
1731   Phase Error (PE):          0.167ns
1732
1733 Maximum Data Path at Slow Process Corner: CPI<13> to
    ↳ SciEngines_API_Core/lane_phy_con[13].cpi_DDR
1734   Location              Delay type      Delay(ns)  Physical Resource
1735                               Logical Resource(s)
1736   -----
1737   Y16.I                  Tiopi          0.790      CPI<13>
1738                               CPI<13>
1739                               SciEngines_API_Core/lane_phy_con[13].
    ↳ cpi_lane_ibuf
1740                               ProtoComp153.IMUX.30
1741   ILOGIC_X29Y1.D         net (fanout=1)    0.219      SciEngines_API_Core/cpiLane_rx<13>
1742   ILOGIC_X29Y1.CLK1      Tidock          0.915      SciEngines_API_Core/cpiLane_fd0<27>
1743                               ProtoComp163.D20FFBYP_SRC.30
1744                               SciEngines_API_Core/lane_phy_con[13].cpi_DDR
1745   -----
1746   Total                  1.924ns (1.705ns logic, 0.219ns route)
1747                               (88.6% logic, 11.4% route)
1748
1749 Minimum Clock Path at Slow Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[13].cpi_DDR
1750   Location              Delay type      Delay(ns)  Physical Resource
1751                               Logical Resource(s)
1752   -----
1753   AF12.I                 Tiopi          0.684      CPI_CLK
1754                               CPI_CLK
1755                               SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
1756                               ProtoComp162.IMUX.1
1757   BUFIO2_X1Y7.I          net (fanout=1)    0.246
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
1758   BUFIO2_X1Y7.DIVCLK     Tbufcko_DIVCLK    0.105      SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
1759                               SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
1760   PLL_ADV_X0Y2.CLKIN2    net (fanout=1)    0.486
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
1761   PLL_ADV_X0Y2.CLKOUT0    Tpllcko_CLK       -3.582
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
1762                               SciEngines_API_Core/api_clk_mgmt_up/p
    ↳ ll_base_inst/PLL_ADV

```

```

1763   BUFGMUX_X2Y4.I0      net (fanout=1)      0.391
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
1764   BUFGMUX_X2Y4.0      Tgi0o      0.197
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1765                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1766   ILOGIC_X29Y1.CLK1    net (fanout=1608)    1.408   SciEngines_API_Core/clk_int
1767   -----
1768   Total                -0.065ns (-2.596ns logic, 2.531ns route)
1769
1770   -----
1771
1772   Paths for end point SciEngines_API_Core/lane_phy_con[7].cpi_DDR (ILOGIC_X30Y1.D), 2 paths
1773   -----
1774   Slack (setup path):    0.340ns (requirement - (data path - clock path - clock arrival +
      ↳ uncertainty))
1775   Source:                CPI<7> (PAD)
1776   Destination:          SciEngines_API_Core/lane_phy_con[7].cpi_DDR (FF)
1777   Destination Clock:     SciEngines_API_Core/clk_int rising at -0.416ns
1778   Requirement:          3.000ns
1779   Data Path Delay:       1.924ns (Levels of Logic = 2)
1780   Clock Path Delay:      -0.058ns (Levels of Logic = 4)
1781   Clock Uncertainty:     0.262ns
1782
1783   Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1784   Total System Jitter (TSJ): 0.050ns
1785   Discrete Jitter (DJ):    0.181ns
1786   Phase Error (PE):        0.167ns
1787
1788   Maximum Data Path at Slow Process Corner: CPI<7> to
      ↳ SciEngines_API_Core/lane_phy_con[7].cpi_DDR
1789   Location      Delay type      Delay(ns)   Physical Resource
1790                                     Logical Resource(s)
1791   -----
1792   V16.I         Tiopi          0.790      CPI<7>
1793                                     CPI<7>
1794                                     SciEngines_API_Core/lane_phy_con[7].cpi_lane_ibuf
1795                                     ProtoComp153.IMUX.17
1796   ILOGIC_X30Y1.D net (fanout=1)  0.219      SciEngines_API_Core/cpiLane_rx<7>
1797   ILOGIC_X30Y1.CLK0 Tidock      0.915      SciEngines_API_Core/cpiLane_fd0<15>
1798                                     ProtoComp163.D20FFBYP_SRC.17
1799                                     SciEngines_API_Core/lane_phy_con[7].cpi_DDR
1800   -----
1801   Total                1.924ns (1.705ns logic, 0.219ns route)
1802                                     (88.6% logic, 11.4% route)
1803
1804   Minimum Clock Path at Slow Process Corner: CPI_CLK to
      ↳ SciEngines_API_Core/lane_phy_con[7].cpi_DDR

```

| Location                                                                  | Delay type                                                       | Delay(ns)                                | Physical Resource                               |
|---------------------------------------------------------------------------|------------------------------------------------------------------|------------------------------------------|-------------------------------------------------|
|                                                                           |                                                                  |                                          | Logical Resource(s)                             |
| -----                                                                     | -----                                                            | -----                                    | -----                                           |
| AF12.I                                                                    | Tiopi                                                            | 0.684                                    | CPI_CLK                                         |
|                                                                           |                                                                  |                                          | CPI_CLK                                         |
|                                                                           |                                                                  |                                          | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf  |
|                                                                           |                                                                  |                                          | ProtoComp162.IMUX.1                             |
| BUFIO2_X1Y7.I                                                             | net (fanout=1)                                                   | 0.246                                    |                                                 |
| ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1                              |                                                                  |                                          |                                                 |
| BUFIO2_X1Y7.DIVCLK                                                        | Tbufcko_DIVCLK                                                   | 0.105                                    | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
|                                                                           |                                                                  |                                          | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| PLL_ADV_X0Y2.CLKIN2                                                       | net (fanout=1)                                                   | 0.486                                    |                                                 |
| ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                                                                  |                                          |                                                 |
| PLL_ADV_X0Y2.CLKOUT0                                                      | Tpllcko_CLK                                                      | -3.582                                   |                                                 |
| ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV               |                                                                  |                                          |                                                 |
|                                                                           |                                                                  |                                          | SciEngines_API_Core/api_clk_mgmt_up/p           |
|                                                                           |                                                                  |                                          | ↳ ll_base_inst/PLL_ADV                          |
| BUFGMUX_X2Y4.I0                                                           | net (fanout=1)                                                   | 0.391                                    |                                                 |
| ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0                             |                                                                  |                                          |                                                 |
| BUFGMUX_X2Y4.0                                                            | Tgi0o                                                            | 0.197                                    |                                                 |
| ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                         |                                                                  |                                          |                                                 |
|                                                                           |                                                                  |                                          | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf |
| ILOGIC_X30Y1.CLK0                                                         | net (fanout=1608)                                                | 1.415                                    | SciEngines_API_Core/clk_int                     |
| -----                                                                     | -----                                                            | -----                                    | -----                                           |
| Total                                                                     |                                                                  | -0.058ns (-2.596ns logic, 2.538ns route) |                                                 |
| -----                                                                     | -----                                                            | -----                                    | -----                                           |
| Slack (setup path):                                                       | 5.335ns (requirement - (data path - clock path - clock arrival + |                                          |                                                 |
| ↳ uncertainty))                                                           |                                                                  |                                          |                                                 |
| Source:                                                                   | CPI<7> (PAD)                                                     |                                          |                                                 |
| Destination:                                                              | SciEngines_API_Core/lane_phy_con[7].cpi_DDR (FF)                 |                                          |                                                 |
| Destination Clock:                                                        | SciEngines_API_Core/clk_int falling at 4.584ns                   |                                          |                                                 |
| Requirement:                                                              | 3.000ns                                                          |                                          |                                                 |
| Data Path Delay:                                                          | 1.924ns (Levels of Logic = 2)                                    |                                          |                                                 |
| Clock Path Delay:                                                         | -0.063ns (Levels of Logic = 4)                                   |                                          |                                                 |
| Clock Uncertainty:                                                        | 0.262ns                                                          |                                          |                                                 |
| Clock Uncertainty:                                                        | 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE                            |                                          |                                                 |
| Total System Jitter (TSJ):                                                | 0.050ns                                                          |                                          |                                                 |
| Discrete Jitter (DJ):                                                     | 0.181ns                                                          |                                          |                                                 |
| Phase Error (PE):                                                         | 0.167ns                                                          |                                          |                                                 |
| Maximum Data Path at Slow Process Corner: CPI<7> to                       |                                                                  |                                          |                                                 |
| ↳ SciEngines_API_Core/lane_phy_con[7].cpi_DDR                             |                                                                  |                                          |                                                 |
| Location                                                                  | Delay type                                                       | Delay(ns)                                | Physical Resource                               |
|                                                                           |                                                                  |                                          | Logical Resource(s)                             |
| -----                                                                     | -----                                                            | -----                                    | -----                                           |

```

1844 V16.I Tiopi 0.790 CPI<7>
1845 CPI<7>
1846 SciEngines_API_Core/lane_phy_con[7].cpi_lane_ibuf
1847 ProtoComp153.IMUX.17
1848 ILOGIC_X30Y1.D net (fanout=1) 0.219 SciEngines_API_Core/cpiLane_rx<7>
1849 ILOGIC_X30Y1.CLK1 Tidock 0.915 SciEngines_API_Core/cpiLane_fd0<15>
1850 ProtoComp163.D20FFBYP_SRC.17
1851 SciEngines_API_Core/lane_phy_con[7].cpi_DDR
1852 -----
1853 Total 1.924ns (1.705ns logic, 0.219ns route)
1854 (88.6% logic, 11.4% route)
1855
1856 Minimum Clock Path at Slow Process Corner: CPI_CLK to
1857 ↳ SciEngines_API_Core/lane_phy_con[7].cpi_DDR
1858 Location Delay type Delay(ns) Physical Resource
1859 Logical Resource(s)
1860 -----
1861 AF12.I Tiopi 0.684 CPI_CLK
1862 CPI_CLK
1863 SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
1864 ProtoComp162.IMUX.1
1865 BUFI02_X1Y7.I net (fanout=1) 0.246
1866 ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
1867 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK 0.105 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
1868 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
1869 PLL_ADV_X0Y2.CLKIN2 net (fanout=1) 0.486
1870 ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
1871 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK -3.582
1872 ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
1873 SciEngines_API_Core/api_clk_mgmt_up/p
1874 ↳ ll_base_inst/PLL_ADV
1875 BUFGMUX_X2Y4.I0 net (fanout=1) 0.391
1876 ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
1877 BUFGMUX_X2Y4.0 Tgi0o 0.197
1878 ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1879 SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1880 ILOGIC_X30Y1.CLK1 net (fanout=1608) 1.410 SciEngines_API_Core/clk_int
1881 -----
1882 Total -0.063ns (-2.596ns logic, 2.533ns route)
1883 -----
1884
1885 Hold Paths: TIMEGRP "TNM_CPI" OFFSET = IN 3 ns VALID 9.4 ns BEFORE COMP "CPI_CLK";
1886 -----
1887
1888 Paths for end point SciEngines_API_Core/lane_phy_con[0].cpi_DDR (ILOGIC_X11Y2.D), 2 paths
1889 -----

```

```

1884 Slack (hold path):      2.652ns (requirement - (clock path + clock arrival + uncertainty -
    ↳ data path))
1885 Source:                  CPI<0> (PAD)
1886 Destination:            SciEngines_API_Core/lane_phy_con[0].cpi_DDR (FF)
1887 Destination Clock:       SciEngines_API_Core/clk_int falling at 4.584ns
1888 Requirement:             6.400ns
1889 Data Path Delay:          0.917ns (Levels of Logic = 2)
1890 Clock Path Delay:         -0.181ns (Levels of Logic = 4)
1891 Clock Uncertainty:        0.262ns
1892
1893 Clock Uncertainty:         0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1894 Total System Jitter (TSJ): 0.050ns
1895 Discrete Jitter (DJ):     0.181ns
1896 Phase Error (PE):          0.167ns
1897
1898 Minimum Data Path at Fast Process Corner: CPI<0> to
    ↳ SciEngines_API_Core/lane_phy_con[0].cpi_DDR
1899 Location          Delay type          Delay(ns) Physical Resource
1900                                     Logical Resource(s)
1901 -----
1902 AD11.I            Tiopi                0.321  CPI<0>
1903                                     CPI<0>
1904                                     SciEngines_API_Core/lane_phy_con[0].cpi_lane_ibuf
1905                                     ProtoComp153.IMUX.10
1906 ILOGIC_X11Y2.D    net (fanout=1)          0.095  SciEngines_API_Core/cpiLane_rx<0>
1907 ILOGIC_X11Y2.CLK1 Tiockd          (-Th) -0.501  SciEngines_API_Core/cpiLane_fd0<1>
1908                                     ProtoComp163.D20FFBYP_SRC.10
1909                                     SciEngines_API_Core/lane_phy_con[0].cpi_DDR
1910 -----
1911 Total              0.917ns (0.822ns logic, 0.095ns route)
1912                                     (89.6% logic, 10.4% route)
1913
1914 Maximum Clock Path at Fast Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[0].cpi_DDR
1915 Location          Delay type          Delay(ns) Physical Resource
1916                                     Logical Resource(s)
1917 -----
1918 AF12.I            Tiopi                0.367  CPI_CLK
1919                                     CPI_CLK
1920                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
1921                                     ProtoComp162.IMUX.1
1922 BUFI02_X1Y7.I     net (fanout=1)          0.213
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
1923 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK          0.130  SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
1924                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
1925 PLL_ADV_X0Y2.CLKIN2 net (fanout=1)          0.339
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK

```

```

1926 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK -2.477
    ↳ SciEngines_API_Core/api_clk_mgmt_up/p1l_base_inst/PLL_ADV
1927                               SciEngines_API_Core/api_clk_mgmt_up/p1l_base_inst/PLL_ADV
    ↳ 1l_base_inst/PLL_ADV
1928 BUFGMUX_X2Y4.I0 net (fanout=1) 0.145
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
1929 BUFGMUX_X2Y4.O Tgi0o 0.063
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1930                               SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
1931 ILOGIC_X11Y2.CLK1 net (fanout=1608) 1.039 SciEngines_API_Core/clk_int
1932 -----
1933 Total -0.181ns (-1.917ns logic, 1.736ns route)
1934
1935 -----
1936 Slack (hold path): 7.577ns (requirement - (clock path + clock arrival + uncertainty -
    ↳ data path))
1937 Source: CPI<0> (PAD)
1938 Destination: SciEngines_API_Core/lane_phy_con[0].cpi_DDR (FF)
1939 Destination Clock: SciEngines_API_Core/clk_int rising at -0.416ns
1940 Requirement: 6.400ns
1941 Data Path Delay: 0.917ns (Levels of Logic = 2)
1942 Clock Path Delay: -0.106ns (Levels of Logic = 4)
1943 Clock Uncertainty: 0.262ns
1944
1945 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
1946 Total System Jitter (TSJ): 0.050ns
1947 Discrete Jitter (DJ): 0.181ns
1948 Phase Error (PE): 0.167ns
1949
1950 Minimum Data Path at Fast Process Corner: CPI<0> to
    ↳ SciEngines_API_Core/lane_phy_con[0].cpi_DDR
1951 Location Delay type Delay(ns) Physical Resource
1952 Logical Resource(s)
1953 -----
1954 AD11.I Tiopi 0.321 CPI<0>
1955 CPI<0>
1956 SciEngines_API_Core/lane_phy_con[0].cpi_lane_ibuf
1957 ProtoComp153.IMUX.10
1958 ILOGIC_X11Y2.D net (fanout=1) 0.095 SciEngines_API_Core/cpiLane_rx<0>
1959 ILOGIC_X11Y2.CLK0 Tiockd (-Th) -0.501 SciEngines_API_Core/cpiLane_fd0<1>
1960 ProtoComp163.D20FFBYP_SRC.10
1961 SciEngines_API_Core/lane_phy_con[0].cpi_DDR
1962 -----
1963 Total 0.917ns (0.822ns logic, 0.095ns route)
1964 (89.6% logic, 10.4% route)
1965
1966 Maximum Clock Path at Fast Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[0].cpi_DDR

```

|      |                                                                                           |                                                                         |           |                                                 |
|------|-------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|-----------|-------------------------------------------------|
| 1967 | Location                                                                                  | Delay type                                                              | Delay(ns) | Physical Resource                               |
| 1968 |                                                                                           |                                                                         |           | Logical Resource(s)                             |
| 1969 |                                                                                           |                                                                         |           | -----                                           |
| 1970 | AF12.I                                                                                    | Tiopi                                                                   | 0.367     | CPI_CLK                                         |
| 1971 |                                                                                           |                                                                         |           | CPI_CLK                                         |
| 1972 |                                                                                           |                                                                         |           | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf  |
| 1973 |                                                                                           |                                                                         |           | ProtoComp162.IMUX.1                             |
| 1974 | BUFIO2_X1Y7.I                                                                             | net (fanout=1)                                                          | 0.213     |                                                 |
|      | ↪                                                                                         | SciEngines_API_Core/api_clk_mgmt_up/clkin1                              |           |                                                 |
| 1975 | BUFIO2_X1Y7.DIVCLK                                                                        | Tbufcko_DIVCLK                                                          | 0.130     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| 1976 |                                                                                           |                                                                         |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| 1977 | PLL_ADV_X0Y2.CLKIN2                                                                       | net (fanout=1)                                                          | 0.339     |                                                 |
|      | ↪                                                                                         | SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |           |                                                 |
| 1978 | PLL_ADV_X0Y2.CLKOUT0                                                                      | Tpllcko_CLK                                                             | -2.477    |                                                 |
|      | ↪                                                                                         | SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV               |           |                                                 |
| 1979 |                                                                                           |                                                                         |           | SciEngines_API_Core/api_clk_mgmt_up/pj          |
|      |                                                                                           |                                                                         |           | ↪ ll_base_inst/PLL_ADV                          |
| 1980 | BUFGMUX_X2Y4.I0                                                                           | net (fanout=1)                                                          | 0.145     |                                                 |
|      | ↪                                                                                         | SciEngines_API_Core/api_clk_mgmt_up/clkout0                             |           |                                                 |
| 1981 | BUFGMUX_X2Y4.0                                                                            | Tgi0o                                                                   | 0.063     |                                                 |
|      | ↪                                                                                         | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                         |           |                                                 |
| 1982 |                                                                                           |                                                                         |           | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf |
| 1983 | ILOGIC_X11Y2.CLK0                                                                         | net (fanout=1608)                                                       | 1.114     | SciEngines_API_Core/clk_int                     |
| 1984 |                                                                                           |                                                                         |           | -----                                           |
| 1985 | Total                                                                                     |                                                                         | -0.106ns  | (-1.917ns logic, 1.811ns route)                 |
| 1986 |                                                                                           |                                                                         |           |                                                 |
| 1987 |                                                                                           |                                                                         |           | -----                                           |
| 1988 |                                                                                           |                                                                         |           |                                                 |
| 1989 | Paths for end point SciEngines_API_Core/lane_phy_con[5].cpi_DDR (ILOGIC_X17Y2.D), 2 paths |                                                                         |           |                                                 |
| 1990 |                                                                                           |                                                                         |           | -----                                           |
| 1991 | Slack (hold path):                                                                        | 2.655ns (requirement - (clock path + clock arrival + uncertainty -      |           |                                                 |
|      | ↪ data path))                                                                             |                                                                         |           |                                                 |
| 1992 | Source:                                                                                   | CPI<5> (PAD)                                                            |           |                                                 |
| 1993 | Destination:                                                                              | SciEngines_API_Core/lane_phy_con[5].cpi_DDR (FF)                        |           |                                                 |
| 1994 | Destination Clock:                                                                        | SciEngines_API_Core/clk_int falling at 4.584ns                          |           |                                                 |
| 1995 | Requirement:                                                                              | 6.400ns                                                                 |           |                                                 |
| 1996 | Data Path Delay:                                                                          | 0.917ns (Levels of Logic = 2)                                           |           |                                                 |
| 1997 | Clock Path Delay:                                                                         | -0.184ns (Levels of Logic = 4)                                          |           |                                                 |
| 1998 | Clock Uncertainty:                                                                        | 0.262ns                                                                 |           |                                                 |
| 1999 |                                                                                           |                                                                         |           |                                                 |
| 2000 | Clock Uncertainty:                                                                        | 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE                                   |           |                                                 |
| 2001 | Total System Jitter (TSJ):                                                                | 0.050ns                                                                 |           |                                                 |
| 2002 | Discrete Jitter (DJ):                                                                     | 0.181ns                                                                 |           |                                                 |
| 2003 | Phase Error (PE):                                                                         | 0.167ns                                                                 |           |                                                 |
| 2004 |                                                                                           |                                                                         |           |                                                 |
| 2005 | Minimum Data Path at Fast Process Corner: CPI<5> to                                       |                                                                         |           |                                                 |
|      | ↪ SciEngines_API_Core/lane_phy_con[5].cpi_DDR                                             |                                                                         |           |                                                 |

|      |                                                                           |                                                                    |           |                                                   |
|------|---------------------------------------------------------------------------|--------------------------------------------------------------------|-----------|---------------------------------------------------|
| 2006 | Location                                                                  | Delay type                                                         | Delay(ns) | Physical Resource                                 |
| 2007 |                                                                           |                                                                    |           | Logical Resource(s)                               |
| 2008 | -----                                                                     |                                                                    |           | -----                                             |
| 2009 | AB13.I                                                                    | Tiopi                                                              | 0.321     | CPI<5>                                            |
| 2010 |                                                                           |                                                                    |           | CPI<5>                                            |
| 2011 |                                                                           |                                                                    |           | SciEngines_API_Core/lane_phy_con[5].cpi_lane_ibuf |
| 2012 |                                                                           |                                                                    |           | ProtoComp153.IMUX.15                              |
| 2013 | ILOGIC_X17Y2.D                                                            | net (fanout=1)                                                     | 0.095     | SciEngines_API_Core/cpiLane_rx<5>                 |
| 2014 | ILOGIC_X17Y2.CLK1                                                         | Tiockd (-Th)                                                       | -0.501    | SciEngines_API_Core/cpiLane_fd0<11>               |
| 2015 |                                                                           |                                                                    |           | ProtoComp163.D20FFBYP_SRC.15                      |
| 2016 |                                                                           |                                                                    |           | SciEngines_API_Core/lane_phy_con[5].cpi_DDR       |
| 2017 | -----                                                                     |                                                                    |           | -----                                             |
| 2018 | Total                                                                     |                                                                    | 0.917ns   | (0.822ns logic, 0.095ns route)                    |
| 2019 |                                                                           |                                                                    |           | (89.6% logic, 10.4% route)                        |
| 2020 |                                                                           |                                                                    |           |                                                   |
| 2021 | Maximum Clock Path at Fast Process Corner: CPI_CLK to                     |                                                                    |           |                                                   |
|      | ↪ SciEngines_API_Core/lane_phy_con[5].cpi_DDR                             |                                                                    |           |                                                   |
| 2022 | Location                                                                  | Delay type                                                         | Delay(ns) | Physical Resource                                 |
| 2023 |                                                                           |                                                                    |           | Logical Resource(s)                               |
| 2024 | -----                                                                     |                                                                    |           | -----                                             |
| 2025 | AF12.I                                                                    | Tiopi                                                              | 0.367     | CPI_CLK                                           |
| 2026 |                                                                           |                                                                    |           | CPI_CLK                                           |
| 2027 |                                                                           |                                                                    |           | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf    |
| 2028 |                                                                           |                                                                    |           | ProtoComp162.IMUX.1                               |
| 2029 | BUFIO2_X1Y7.I                                                             | net (fanout=1)                                                     | 0.213     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1                              |                                                                    |           |                                                   |
| 2030 | BUFIO2_X1Y7.DIVCLK                                                        | Tbufcko_DIVCLK                                                     | 0.130     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1                |
| 2031 |                                                                           |                                                                    |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1                |
| 2032 | PLL_ADV_X0Y2.CLKIN2                                                       | net (fanout=1)                                                     | 0.339     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                                                                    |           |                                                   |
| 2033 | PLL_ADV_X0Y2.CLKOUT0                                                      | Tpllcko_CLK                                                        | -2.477    |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV               |                                                                    |           |                                                   |
| 2034 |                                                                           |                                                                    |           | SciEngines_API_Core/api_clk_mgmt_up/pj            |
|      | ↪ ll_base_inst/PLL_ADV                                                    |                                                                    |           |                                                   |
| 2035 | BUFGMUX_X2Y4.I0                                                           | net (fanout=1)                                                     | 0.145     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout0                             |                                                                    |           |                                                   |
| 2036 | BUFGMUX_X2Y4.0                                                            | Tgi0o                                                              | 0.063     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                         |                                                                    |           |                                                   |
| 2037 |                                                                           |                                                                    |           | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf   |
| 2038 | ILOGIC_X17Y2.CLK1                                                         | net (fanout=1608)                                                  | 1.036     | SciEngines_API_Core/clk_int                       |
| 2039 | -----                                                                     |                                                                    |           | -----                                             |
| 2040 | Total                                                                     |                                                                    | -0.184ns  | (-1.917ns logic, 1.733ns route)                   |
| 2041 |                                                                           |                                                                    |           |                                                   |
| 2042 | -----                                                                     |                                                                    |           | -----                                             |
| 2043 | Slack (hold path):                                                        | 7.581ns (requirement - (clock path + clock arrival + uncertainty - |           |                                                   |
|      | ↪ data path))                                                             |                                                                    |           |                                                   |
| 2044 | Source:                                                                   | CPI<5> (PAD)                                                       |           |                                                   |

```

2045 Destination:          SciEngines_API_Core/lane_phy_con[5].cpi_DDR (FF)
2046 Destination Clock:    SciEngines_API_Core/clk_int rising at -0.416ns
2047 Requirement:          6.400ns
2048 Data Path Delay:       0.917ns (Levels of Logic = 2)
2049 Clock Path Delay:      -0.110ns (Levels of Logic = 4)
2050 Clock Uncertainty:     0.262ns
2051
2052 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2053   Total System Jitter (TSJ): 0.050ns
2054   Discrete Jitter (DJ):      0.181ns
2055   Phase Error (PE):          0.167ns
2056
2057 Minimum Data Path at Fast Process Corner: CPI<5> to
    ↳ SciEngines_API_Core/lane_phy_con[5].cpi_DDR
2058   Location          Delay type          Delay(ns)  Physical Resource
2059                                     Logical Resource(s)
2060   -----
2061   AB13.I            Tiopi                0.321      CPI<5>
2062                                     CPI<5>
2063                                     SciEngines_API_Core/lane_phy_con[5].cpi_lane_ibuf
2064                                     ProtoComp153.IMUX.15
2065   ILOGIC_X17Y2.D    net (fanout=1)          0.095      SciEngines_API_Core/cpiLane_rx<5>
2066   ILOGIC_X17Y2.CLK0 Tiockd      (-Th)        -0.501      SciEngines_API_Core/cpiLane_fd0<11>
2067                                     ProtoComp163.D20FFBYP_SRC.15
2068                                     SciEngines_API_Core/lane_phy_con[5].cpi_DDR
2069   -----
2070   Total              0.917ns (0.822ns logic, 0.095ns route)
2071                                     (89.6% logic, 10.4% route)
2072
2073 Maximum Clock Path at Fast Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[5].cpi_DDR
2074   Location          Delay type          Delay(ns)  Physical Resource
2075                                     Logical Resource(s)
2076   -----
2077   AF12.I            Tiopi                0.367      CPI_CLK
2078                                     CPI_CLK
2079                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
2080                                     ProtoComp162.IMUX.1
2081   BUFIO2_X1Y7.I     net (fanout=1)          0.213
2082   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
2083   BUFIO2_X1Y7.DIVCLK Tbufcko_DIVCLK          0.130      SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
2084                                     SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
2085   PLL_ADV_X0Y2.CLKIN2 net (fanout=1)          0.339
2086   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2087   PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK          -2.477
2088   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
2089                                     SciEngines_API_Core/api_clk_mgmt_up/p
2090   ↳ ll_base_inst/PLL_ADV

```

```

2087   BUFGMUX_X2Y4.I0      net (fanout=1)      0.145
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
2088   BUFGMUX_X2Y4.0      Tgi0o      0.063
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2089                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2090   ILOGIC_X17Y2.CLK0    net (fanout=1608)    1.110   SciEngines_API_Core/clk_int
2091   -----
2092   Total                -0.110ns (-1.917ns logic, 1.807ns route)
2093
2094   -----

```

2095

2096 Paths for end point SciEngines\_API\_Core/lane\_phy\_con[1].cpi\_DDR (ILOGIC\_X8Y3.D), 2 paths

2097 -----

2098 Slack (hold path): 2.681ns (requirement - (clock path + clock arrival + uncertainty -  
 ↳ data path))

2099 Source: CPI<1> (PAD)

2100 Destination: SciEngines\_API\_Core/lane\_phy\_con[1].cpi\_DDR (FF)

2101 Destination Clock: SciEngines\_API\_Core/clk\_int falling at 4.584ns

2102 Requirement: 6.400ns

2103 Data Path Delay: 0.946ns (Levels of Logic = 2)

2104 Clock Path Delay: -0.181ns (Levels of Logic = 4)

2105 Clock Uncertainty: 0.262ns

2106

2107 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE

2108 Total System Jitter (TSJ): 0.050ns

2109 Discrete Jitter (DJ): 0.181ns

2110 Phase Error (PE): 0.167ns

2111

2112 Minimum Data Path at Fast Process Corner: CPI<1> to

↳ SciEngines\_API\_Core/lane\_phy\_con[1].cpi\_DDR

| 2113 | Location         | Delay type     | Delay(ns) | Physical Resource                                 |
|------|------------------|----------------|-----------|---------------------------------------------------|
| 2114 |                  |                |           | Logical Resource(s)                               |
| 2115 | -----            |                |           | -----                                             |
| 2116 | Y10.I            | Tiopi          | 0.321     | CPI<1>                                            |
| 2117 |                  |                |           | CPI<1>                                            |
| 2118 |                  |                |           | SciEngines_API_Core/lane_phy_con[1].cpi_lane_ibuf |
| 2119 |                  |                |           | ProtoComp153.IMUX.11                              |
| 2120 | ILOGIC_X8Y3.D    | net (fanout=1) | 0.124     | SciEngines_API_Core/cpiLane_rx<1>                 |
| 2121 | ILOGIC_X8Y3.CLK1 | Tiockd (-Th)   | -0.501    | SciEngines_API_Core/cpiLane_fd0<3>                |
| 2122 |                  |                |           | ProtoComp163.D20FFBYP_SRC.11                      |
| 2123 |                  |                |           | SciEngines_API_Core/lane_phy_con[1].cpi_DDR       |
| 2124 | -----            |                |           | -----                                             |
| 2125 | Total            |                | 0.946ns   | (0.822ns logic, 0.124ns route)                    |
| 2126 |                  |                |           | (86.9% logic, 13.1% route)                        |

2127

2128 Maximum Clock Path at Fast Process Corner: CPI\_CLK to

↳ SciEngines\_API\_Core/lane\_phy\_con[1].cpi\_DDR

| 2129 | Location                                                                  | Delay type                                       | Delay(ns)                                                  | Physical Resource                               |
|------|---------------------------------------------------------------------------|--------------------------------------------------|------------------------------------------------------------|-------------------------------------------------|
| 2130 |                                                                           |                                                  |                                                            | Logical Resource(s)                             |
| 2131 | -----                                                                     | -----                                            | -----                                                      | -----                                           |
| 2132 | AF12.I                                                                    | Tiopi                                            | 0.367                                                      | CPI_CLK                                         |
| 2133 |                                                                           |                                                  |                                                            | CPI_CLK                                         |
| 2134 |                                                                           |                                                  |                                                            | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf  |
| 2135 |                                                                           |                                                  |                                                            | ProtoComp162.IMUX.1                             |
| 2136 | BUFIO2_X1Y7.I                                                             | net (fanout=1)                                   | 0.213                                                      |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1                              |                                                  |                                                            |                                                 |
| 2137 | BUFIO2_X1Y7.DIVCLK                                                        | Tbufcko_DIVCLK                                   | 0.130                                                      | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| 2138 |                                                                           |                                                  |                                                            | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| 2139 | PLL_ADV_X0Y2.CLKIN2                                                       | net (fanout=1)                                   | 0.339                                                      |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                                                  |                                                            |                                                 |
| 2140 | PLL_ADV_X0Y2.CLKOUT0                                                      | Tpllcko_CLK                                      | -2.477                                                     |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV               |                                                  |                                                            |                                                 |
| 2141 |                                                                           |                                                  |                                                            | SciEngines_API_Core/api_clk_mgmt_up/p_l         |
|      |                                                                           |                                                  |                                                            | ↪ ll_base_inst/PLL_ADV                          |
| 2142 | BUFGMUX_X2Y4.I0                                                           | net (fanout=1)                                   | 0.145                                                      |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout0                             |                                                  |                                                            |                                                 |
| 2143 | BUFGMUX_X2Y4.0                                                            | Tgi0o                                            | 0.063                                                      |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                         |                                                  |                                                            |                                                 |
| 2144 |                                                                           |                                                  |                                                            | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf |
| 2145 | ILOGIC_X8Y3.CLK1                                                          | net (fanout=1608)                                | 1.039                                                      | SciEngines_API_Core/clk_int                     |
| 2146 | -----                                                                     | -----                                            | -----                                                      | -----                                           |
| 2147 | Total                                                                     |                                                  | -0.181ns                                                   | (-1.917ns logic, 1.736ns route)                 |
| 2148 |                                                                           |                                                  |                                                            |                                                 |
| 2149 | -----                                                                     | -----                                            | -----                                                      | -----                                           |
| 2150 | Slack (hold path):                                                        | 7.606ns                                          | (requirement - (clock path + clock arrival + uncertainty - |                                                 |
|      | ↪ data path))                                                             |                                                  |                                                            |                                                 |
| 2151 | Source:                                                                   | CPI<1> (PAD)                                     |                                                            |                                                 |
| 2152 | Destination:                                                              | SciEngines_API_Core/lane_phy_con[1].cpi_DDR (FF) |                                                            |                                                 |
| 2153 | Destination Clock:                                                        | SciEngines_API_Core/clk_int rising at -0.416ns   |                                                            |                                                 |
| 2154 | Requirement:                                                              | 6.400ns                                          |                                                            |                                                 |
| 2155 | Data Path Delay:                                                          | 0.946ns (Levels of Logic = 2)                    |                                                            |                                                 |
| 2156 | Clock Path Delay:                                                         | -0.106ns (Levels of Logic = 4)                   |                                                            |                                                 |
| 2157 | Clock Uncertainty:                                                        | 0.262ns                                          |                                                            |                                                 |
| 2158 |                                                                           |                                                  |                                                            |                                                 |
| 2159 | Clock Uncertainty:                                                        | 0.262ns                                          | ((TSJ^2 + DJ^2)^1/2) / 2 + PE                              |                                                 |
| 2160 | Total System Jitter (TSJ):                                                | 0.050ns                                          |                                                            |                                                 |
| 2161 | Discrete Jitter (DJ):                                                     | 0.181ns                                          |                                                            |                                                 |
| 2162 | Phase Error (PE):                                                         | 0.167ns                                          |                                                            |                                                 |
| 2163 |                                                                           |                                                  |                                                            |                                                 |
| 2164 | Minimum Data Path at Fast Process Corner: CPI<1> to                       |                                                  |                                                            |                                                 |
|      | ↪ SciEngines_API_Core/lane_phy_con[1].cpi_DDR                             |                                                  |                                                            |                                                 |
| 2165 | Location                                                                  | Delay type                                       | Delay(ns)                                                  | Physical Resource                               |
| 2166 |                                                                           |                                                  |                                                            | Logical Resource(s)                             |
| 2167 | -----                                                                     | -----                                            | -----                                                      | -----                                           |

```

2168 Y10.I Tiopi 0.321 CPI<1>
2169 CPI<1>
2170 SciEngines_API_Core/lane_phy_con[1].cpi_lane_ibuf
2171 ProtoComp153.IMUX.11
2172 ILOGIC_X8Y3.D net (fanout=1) 0.124 SciEngines_API_Core/cpiLane_rx<1>
2173 ILOGIC_X8Y3.CLK0 Tiockd (-Th) -0.501 SciEngines_API_Core/cpiLane_fd0<3>
2174 ProtoComp163.D20FFBYP_SRC.11
2175 SciEngines_API_Core/lane_phy_con[1].cpi_DDR
2176 -----
2177 Total 0.946ns (0.822ns logic, 0.124ns route)
2178 (86.9% logic, 13.1% route)
2179
2180 Maximum Clock Path at Fast Process Corner: CPI_CLK to
2181 ↳ SciEngines_API_Core/lane_phy_con[1].cpi_DDR
2182 Location Delay type Delay(ns) Physical Resource
2183 Logical Resource(s)
2184 -----
2185 AF12.I Tiopi 0.367 CPI_CLK
2186 CPI_CLK
2187 SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
2188 ProtoComp162.IMUX.1
2189 BUFI02_X1Y7.I net (fanout=1) 0.213
2190 ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
2191 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK 0.130 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2192 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2193 PLL_ADV_X0Y2.CLKIN2 net (fanout=1) 0.339
2194 ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2195 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK -2.477
2196 ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
2197 SciEngines_API_Core/api_clk_mgmt_up/p
2198 ↳ ll_base_inst/PLL_ADV
2199 BUFGMUX_X2Y4.I0 net (fanout=1) 0.145
2200 ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
2201 BUFGMUX_X2Y4.0 Tgi0o 0.063
2202 ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2203 SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2204 ILOGIC_X8Y3.CLK0 net (fanout=1608) 1.114 SciEngines_API_Core/clk_int
2205 -----
2206 Total -0.106ns (-1.917ns logic, 1.811ns route)
2207 -----
2208
2209 =====
2210 Timing constraint: TIMEGRP "TNM_CPO" OFFSET = OUT 2.93 ns AFTER COMP "CPI_CLK";
2211 For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).
2212
2213 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints

```

```

2208 0 timing errors detected.
2209 Minimum allowable offset is 2.364ns.
2210 -----
2211
2212 Paths for end point CP0<14> (AB10.PAD), 1 path
2213 -----
2214 Slack (slowest paths): 0.566ns (requirement - (clock arrival + clock path + data path +
↳ uncertainty))
2215 Source: SciEngines_API_Core/lane_phy_con[14].cpo_DDR (FF)
2216 Destination: CP0<14> (PAD)
2217 Source Clock: SciEngines_API_Core/clk_int rising at -0.416ns
2218 Requirement: 2.930ns
2219 Data Path Delay: 3.575ns (Levels of Logic = 1)
2220 Clock Path Delay: -1.057ns (Levels of Logic = 4)
2221 Clock Uncertainty: 0.262ns
2222
2223 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2224 Total System Jitter (TSJ): 0.050ns
2225 Discrete Jitter (DJ): 0.181ns
2226 Phase Error (PE): 0.167ns
2227
2228 Maximum Clock Path at Slow Process Corner: CPI_CLK to
↳ SciEngines_API_Core/lane_phy_con[14].cpo_DDR
2229 Location Delay type Delay(ns) Physical Resource
2230 Logical Resource(s)
2231 -----
2232 AF12.I Tiopi 0.790 CPI_CLK
2233 CPI_CLK
2234 SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
2235 ProtoComp162.IMUX.1
2236 BUFI02_X1Y7.I net (fanout=1) 0.396
↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
2237 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK 0.111 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2238 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2239 PLL_ADV_X0Y2.CLKIN2 net (fanout=1) 0.548
↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2240 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK -5.462
↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
2241 SciEngines_API_Core/api_clk_mgmt_up/p_l
↳ ll_base_inst/PLL_ADV
2242 BUFGMUX_X2Y4.I0 net (fanout=1) 0.440
↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
2243 BUFGMUX_X2Y4.0 Tgi0o 0.209
↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2244 SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2245 OLOGIC_X8Y2.CLK0 net (fanout=1608) 1.911 SciEngines_API_Core/clk_int
2246 -----

```

```

2247     Total                                     -1.057ns (-4.352ns logic, 3.295ns route)
2248
2249 Maximum Data Path at Slow Process Corner: SciEngines_API_Core/lane_phy_con[14].cpo_DDR to
    ↳ CPO<14>
2250     Location                Delay type          Delay(ns)  Physical Resource
2251                                     Logical Resource(s)
2252     -----
2253     OLOGIC_X8Y2.OQ          Tockq              0.742  SciEngines_API_Core/cpoLane_tx<14>
2254                                     SciEngines_API_Core/lane_phy_con[14].cpo_DDR
2255     AB10.0                  net (fanout=1)      0.362  SciEngines_API_Core/cpoLane_tx<14>
2256     AB10.PAD                Tioop              2.471  CPO<14>
2257                                     SciEngines_API_Core/lane_phy_con[14]._
2258                                     ↳ cpo_lane_obuf
2259                                     CPO<14>
2259     -----
2260     Total                                     3.575ns (3.213ns logic, 0.362ns route)
2261                                     (89.9% logic, 10.1% route)
2262
2263 -----
2264
2265 Paths for end point CPO<6> (AC11.PAD), 1 path
2266 -----
2267 Slack (slowest paths): 0.567ns (requirement - (clock arrival + clock path + data path +
    ↳ uncertainty))
2268 Source:                      SciEngines_API_Core/lane_phy_con[6].cpo_DDR (FF)
2269 Destination:                 CPO<6> (PAD)
2270 Source Clock:                 SciEngines_API_Core/clk_int rising at -0.416ns
2271 Requirement:                 2.930ns
2272 Data Path Delay:              3.575ns (Levels of Logic = 1)
2273 Clock Path Delay:             -1.058ns (Levels of Logic = 4)
2274 Clock Uncertainty:            0.262ns
2275
2276 Clock Uncertainty:            0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2277 Total System Jitter (TSJ):    0.050ns
2278 Discrete Jitter (DJ):        0.181ns
2279 Phase Error (PE):            0.167ns
2280
2281 Maximum Clock Path at Slow Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[6].cpo_DDR
2282     Location                Delay type          Delay(ns)  Physical Resource
2283                                     Logical Resource(s)
2284     -----
2285     AF12.I                  Tiopi              0.790  CPI_CLK
2286                                     CPI_CLK
2287                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
2288                                     ProtoComp162.IMUX.1
2289     BUFI02_X1Y7.I          net (fanout=1)      0.396
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1

```

```

2290     BUFI02_X1Y7.DIVCLK    Tbufcko_DIVCLK          0.111    SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2291                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2292     PLL_ADV_X0Y2.CLKIN2    net (fanout=1)          0.548
2293     ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2294     PLL_ADV_X0Y2.CLKOUT0    Tpllcko_CLK          -5.462
2295     ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
2296                                     SciEngines_API_Core/api_clk_mgmt_up/p
2297                                     ↪ ll_base_inst/PLL_ADV
2298     BUFGMUX_X2Y4.I0        net (fanout=1)          0.440
2299     ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout0
2300     BUFGMUX_X2Y4.0         Tgi0o                0.209
2301     ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2302                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2303     OLOGIC_X11Y3.CLK0      net (fanout=1608)        1.910    SciEngines_API_Core/clk_int
2304     -----
2305     Total                  -1.058ns (-4.352ns logic, 3.294ns route)
2306
2307 Maximum Data Path at Slow Process Corner: SciEngines_API_Core/lane_phy_con[6].cpo_DDR to
2308 ↪ CPO<6>
2309
2310 Location          Delay type          Delay(ns)  Physical Resource
2311                                     Logical Resource(s)
2312 -----
2313 OLOGIC_X11Y3.OQ    Tockq                0.742     SciEngines_API_Core/cpoLane_tx<6>
2314                                     SciEngines_API_Core/lane_phy_con[6].cpo_DDR
2315 AC11.0             net (fanout=1)        0.362     SciEngines_API_Core/cpoLane_tx<6>
2316 AC11.PAD           Tioop                2.471     CPO<6>
2317                                     SciEngines_API_Core/lane_phy_con[6].cpo_lane_obuf
2318                                     CPO<6>
2319 -----
2320 Total              3.575ns (3.213ns logic, 0.362ns route)
2321                                     (89.9% logic, 10.1% route)
2322
2323 -----
2324
2325 Paths for end point CPO<10> (AE11.PAD), 1 path
2326 -----
2327 Slack (slowest paths): 0.568ns (requirement - (clock arrival + clock path + data path +
2328 ↪ uncertainty))
2329 Source:              SciEngines_API_Core/lane_phy_con[10].cpo_DDR (FF)
2330 Destination:         CPO<10> (PAD)
2331 Source Clock:         SciEngines_API_Core/clk_int rising at -0.416ns
2332 Requirement:         2.930ns
2333 Data Path Delay:      3.575ns (Levels of Logic = 1)
2334 Clock Path Delay:     -1.059ns (Levels of Logic = 4)
2335 Clock Uncertainty:    0.262ns
2336
2337 Clock Uncertainty:    0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE

```

|      |                                                                                                         |                   |           |                                                 |
|------|---------------------------------------------------------------------------------------------------------|-------------------|-----------|-------------------------------------------------|
| 2330 | Total System Jitter (TSJ): 0.050ns                                                                      |                   |           |                                                 |
| 2331 | Discrete Jitter (DJ): 0.181ns                                                                           |                   |           |                                                 |
| 2332 | Phase Error (PE): 0.167ns                                                                               |                   |           |                                                 |
| 2333 |                                                                                                         |                   |           |                                                 |
| 2334 | Maximum Clock Path at Slow Process Corner: CPI_CLK to<br>↪ SciEngines_API_Core/lane_phy_con[10].cpo_DDR |                   |           |                                                 |
| 2335 | Location                                                                                                | Delay type        | Delay(ns) | Physical Resource                               |
| 2336 |                                                                                                         |                   |           | Logical Resource(s)                             |
| 2337 | -----                                                                                                   |                   |           |                                                 |
| 2338 | AF12.I                                                                                                  | Tiopi             | 0.790     | CPI_CLK                                         |
| 2339 |                                                                                                         |                   |           | CPI_CLK                                         |
| 2340 |                                                                                                         |                   |           | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf  |
| 2341 |                                                                                                         |                   |           | ProtoComp162.IMUX.1                             |
| 2342 | BUFIO2_X1Y7.I                                                                                           | net (fanout=1)    | 0.396     |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1                                                            |                   |           |                                                 |
| 2343 | BUFIO2_X1Y7.DIVCLK                                                                                      | Tbufcko_DIVCLK    | 0.111     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| 2344 |                                                                                                         |                   |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              |
| 2345 | PLL_ADV_X0Y2.CLKIN2                                                                                     | net (fanout=1)    | 0.548     |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK                               |                   |           |                                                 |
| 2346 | PLL_ADV_X0Y2.CLKOUT0                                                                                    | Tpllcko_CLK       | -5.462    |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV                                             |                   |           |                                                 |
| 2347 |                                                                                                         |                   |           | SciEngines_API_Core/api_clk_mgmt_up/p_          |
|      |                                                                                                         |                   |           | ↪ ll_base_inst/PLL_ADV                          |
| 2348 | BUFGMUX_X2Y4.I0                                                                                         | net (fanout=1)    | 0.440     |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout0                                                           |                   |           |                                                 |
| 2349 | BUFGMUX_X2Y4.0                                                                                          | Tgi0o             | 0.209     |                                                 |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                                                       |                   |           |                                                 |
| 2350 |                                                                                                         |                   |           | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf |
| 2351 | OLOGIC_X10Y3.CLK0                                                                                       | net (fanout=1608) | 1.909     | SciEngines_API_Core/clk_int                     |
| 2352 | -----                                                                                                   |                   |           |                                                 |
| 2353 | Total                                                                                                   |                   | -1.059ns  | (-4.352ns logic, 3.293ns route)                 |
| 2354 |                                                                                                         |                   |           |                                                 |
| 2355 | Maximum Data Path at Slow Process Corner: SciEngines_API_Core/lane_phy_con[10].cpo_DDR to<br>↪ CPO<10>  |                   |           |                                                 |
| 2356 | Location                                                                                                | Delay type        | Delay(ns) | Physical Resource                               |
| 2357 |                                                                                                         |                   |           | Logical Resource(s)                             |
| 2358 | -----                                                                                                   |                   |           |                                                 |
| 2359 | OLOGIC_X10Y3.OQ                                                                                         | Tockq             | 0.742     | SciEngines_API_Core/cpoLane_tx<10>              |
| 2360 |                                                                                                         |                   |           | SciEngines_API_Core/lane_phy_con[10].cpo_DDR    |
| 2361 | AE11.0                                                                                                  | net (fanout=1)    | 0.362     | SciEngines_API_Core/cpoLane_tx<10>              |
| 2362 | AE11.PAD                                                                                                | Tioop             | 2.471     | CPO<10>                                         |
| 2363 |                                                                                                         |                   |           | SciEngines_API_Core/lane_phy_con[10]._          |
|      |                                                                                                         |                   |           | ↪ cpo_lane_obuf                                 |
| 2364 |                                                                                                         |                   |           | CPO<10>                                         |
| 2365 | -----                                                                                                   |                   |           |                                                 |
| 2366 | Total                                                                                                   |                   | 3.575ns   | (3.213ns logic, 0.362ns route)                  |
| 2367 |                                                                                                         |                   |           | (89.9% logic, 10.1% route)                      |

```

2368
2369 -----
2370
2371 Fastest Paths: TIMEGRP "TNM_CPO" OFFSET = OUT 2.93 ns AFTER COMP "CPI_CLK";
2372 -----
2373
2374 Paths for end point CPO<13> (Y18.PAD), 1 path
2375 -----
2376 Delay (fastest paths): 1.093ns (clock arrival + clock path + data path - uncertainty)
2377   Source:                SciEngines_API_Core/lane_phy_con[13].cpo_DDR (FF)
2378   Destination:           CPO<13> (PAD)
2379   Source Clock:           SciEngines_API_Core/clk_int rising at -0.416ns
2380   Data Path Delay:        2.168ns (Levels of Logic = 1)
2381   Clock Path Delay:       -0.397ns (Levels of Logic = 4)
2382   Clock Uncertainty:      0.262ns
2383
2384   Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2385   Total System Jitter (TSJ): 0.050ns
2386   Discrete Jitter (DJ):    0.181ns
2387   Phase Error (PE):        0.167ns
2388
2389 Minimum Clock Path at Fast Process Corner: CPI_CLK to
2390   ↳ SciEngines_API_Core/lane_phy_con[13].cpo_DDR
2391   Location          Delay type          Delay(ns)  Physical Resource
2392   -----
2393   AF12.I            Tiopi              0.321      CPI_CLK
2394   CPI_CLK
2395   SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
2396   ProtoComp162.IMUX.1
2397   BUFIO2_X1Y7.I     net (fanout=1)          0.203
2398   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
2399   BUFIO2_X1Y7.DIVCLK Tbufcko_DIVCLK          0.122      SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
2400   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
2401   PLL_ADV_X0Y2.CLKIN2 net (fanout=1)          0.306
2402   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2403   PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK          -2.288
2404   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
2405   SciEngines_API_Core/api_clk_mgmt_up/p_l
2406   ↳ ll_base_inst/PLL_ADV
2407   BUFGMUX_X2Y4.I0    net (fanout=1)          0.128
2408   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
2409   BUFGMUX_X2Y4.0     Tgi0o                  0.059
2410   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2411   SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2412   OLOGIC_X31Y1.CLK0  net (fanout=1608)        0.752      SciEngines_API_Core/clk_int
2413   -----

```

```

2408     Total                                     -0.397ns (-1.786ns logic, 1.389ns route)
2409
2410 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/lane_phy_con[13].cpo_DDR to
    ↪ CPO<13>
2411     Location                Delay type          Delay(ns) Physical Resource
2412                                     Logical Resource(s)
2413     -----
2414     OLOGIC_X31Y1.0Q          Tockq                0.419  SciEngines_API_Core/cpoLane_tx<13>
2415                                     SciEngines_API_Core/lane_phy_con[13].cpo_DDR
2416     Y18.0                    net (fanout=1)        0.268  SciEngines_API_Core/cpoLane_tx<13>
2417     Y18.PAD                  Tioop                1.481  CPO<13>
2418                                     SciEngines_API_Core/lane_phy_con[13].
    ↪ cpo_lane_obuf
2419                                     CPO<13>
2420     -----
2421     Total                    2.168ns (1.900ns logic, 0.268ns route)
2422                                     (87.6% logic, 12.4% route)
2423
2424 -----
2425
2426 Paths for end point CPO<3> (AA14.PAD), 1 path
2427 -----
2428 Delay (fastest paths): 1.135ns (clock arrival + clock path + data path - uncertainty)
2429 Source:                SciEngines_API_Core/lane_phy_con[3].cpo_DDR (FF)
2430 Destination:          CPO<3> (PAD)
2431 Source Clock:          SciEngines_API_Core/clk_int rising at -0.416ns
2432 Data Path Delay:       2.219ns (Levels of Logic = 1)
2433 Clock Path Delay:      -0.406ns (Levels of Logic = 4)
2434 Clock Uncertainty:     0.262ns
2435
2436 Clock Uncertainty:     0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2437 Total System Jitter (TSJ): 0.050ns
2438 Discrete Jitter (DJ):   0.181ns
2439 Phase Error (PE):       0.167ns
2440
2441 Minimum Clock Path at Fast Process Corner: CPI_CLK to
    ↪ SciEngines_API_Core/lane_phy_con[3].cpo_DDR
2442     Location                Delay type          Delay(ns) Physical Resource
2443                                     Logical Resource(s)
2444     -----
2445     AF12.I                  Tiopi                0.321  CPI_CLK
2446                                     CPI_CLK
2447                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
2448                                     ProtoComp162.IMUX.1
2449     BUFI02_X1Y7.I          net (fanout=1)        0.203
    ↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1
2450     BUFI02_X1Y7.DIVCLK     Tbufcko_DIVCLK        0.122  SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1

```

```

2451                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
2452 PLL_ADV_X0Y2.CLKIN2 net (fanout=1)          0.306
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2453 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK          -2.288
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
2454                                     SciEngines_API_Core/api_clk_mgmt_up/p_
    ↳ ll_base_inst/PLL_ADV
2455 BUFGMUX_X2Y4.I0 net (fanout=1)          0.128
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
2456 BUFGMUX_X2Y4.0 Tgi0o          0.059
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2457                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
2458 OLOGIC_X20Y2.CLK0 net (fanout=1608)      0.743 SciEngines_API_Core/clk_int
2459 -----
2460 Total                                     -0.406ns (-1.786ns logic, 1.380ns route)
2461
2462 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/lane_phy_con[3].cpo_DDR to
    ↳ CPO<3>
2463 Location          Delay type          Delay(ns) Physical Resource
2464                                     Logical Resource(s)
2465 -----
2466 OLOGIC_X20Y2.OQ    Tockq              0.419 SciEngines_API_Core/cpoLane_tx<3>
2467                                     SciEngines_API_Core/lane_phy_con[3].cpo_DDR
2468 AA14.0             net (fanout=1)      0.319 SciEngines_API_Core/cpoLane_tx<3>
2469 AA14.PAD           Tioop              1.481 CPO<3>
2470                                     SciEngines_API_Core/lane_phy_con[3].cpo_lane_obuf
2471                                     CPO<3>
2472 -----
2473 Total              2.219ns (1.900ns logic, 0.319ns route)
2474                                     (85.6% logic, 14.4% route)
2475
2476 -----
2477
2478 Paths for end point CPO<5> (AD18.PAD), 1 path
2479 -----
2480 Delay (fastest paths): 1.141ns (clock arrival + clock path + data path - uncertainty)
2481 Source:              SciEngines_API_Core/lane_phy_con[5].cpo_DDR (FF)
2482 Destination:        CPO<5> (PAD)
2483 Source Clock:        SciEngines_API_Core/clk_int rising at -0.416ns
2484 Data Path Delay:     2.219ns (Levels of Logic = 1)
2485 Clock Path Delay:    -0.400ns (Levels of Logic = 4)
2486 Clock Uncertainty:   0.262ns
2487
2488 Clock Uncertainty:   0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2489 Total System Jitter (TSJ): 0.050ns
2490 Discrete Jitter (DJ): 0.181ns
2491 Phase Error (PE):    0.167ns

```

2492

2493 Minimum Clock Path at Fast Process Corner: CPI\_CLK to

↪ SciEngines\_API\_Core/lane\_phy\_con[5].cpo\_DDR

| Location                                                                  | Delay type        | Delay(ns) | Physical Resource                               | Logical Resource(s)                |
|---------------------------------------------------------------------------|-------------------|-----------|-------------------------------------------------|------------------------------------|
| -----                                                                     |                   |           | -----                                           |                                    |
| AF12.I                                                                    | Tiopi             | 0.321     | CPI_CLK                                         | CPI_CLK                            |
|                                                                           |                   |           | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf  | ProtoComp162.IMUX.1                |
| BUFIO2_X1Y7.I                                                             | net (fanout=1)    | 0.203     |                                                 |                                    |
| ↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1                              |                   |           |                                                 |                                    |
| BUFIO2_X1Y7.DIVCLK                                                        | Tbufcko_DIVCLK    | 0.122     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1              | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1 |
| PLL_ADV_X0Y2.CLKIN2                                                       | net (fanout=1)    | 0.306     |                                                 |                                    |
| ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                   |           |                                                 |                                    |
| PLL_ADV_X0Y2.CLKOUT0                                                      | Tpllcko_CLK       | -2.288    |                                                 |                                    |
| ↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV               |                   |           |                                                 |                                    |
|                                                                           |                   |           | SciEngines_API_Core/api_clk_mgmt_up/pj          | ll_base_inst/PLL_ADV               |
| BUFGMUX_X2Y4.I0                                                           | net (fanout=1)    | 0.128     |                                                 |                                    |
| ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout0                             |                   |           |                                                 |                                    |
| BUFGMUX_X2Y4.0                                                            | Tgi0o             | 0.059     |                                                 |                                    |
| ↪ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                         |                   |           |                                                 |                                    |
|                                                                           |                   |           | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf |                                    |
| OLOGIC_X30Y3.CLK0                                                         | net (fanout=1608) | 0.749     | SciEngines_API_Core/clkin1                      |                                    |
| -----                                                                     |                   |           | -----                                           |                                    |
| Total                                                                     |                   | -0.400ns  | (-1.786ns logic, 1.386ns route)                 |                                    |

2513

2514 Minimum Data Path at Fast Process Corner: SciEngines\_API\_Core/lane\_phy\_con[5].cpo\_DDR to

↪ CPO&lt;5&gt;

| Location        | Delay type     | Delay(ns) | Physical Resource                                 | Logical Resource(s)                         |
|-----------------|----------------|-----------|---------------------------------------------------|---------------------------------------------|
| -----           |                |           | -----                                             |                                             |
| OLOGIC_X30Y3.OQ | Tockq          | 0.419     | SciEngines_API_Core/cpoLane_tx<5>                 | SciEngines_API_Core/lane_phy_con[5].cpo_DDR |
| AD18.0          | net (fanout=1) | 0.319     | SciEngines_API_Core/cpoLane_tx<5>                 |                                             |
| AD18.PAD        | Tioop          | 1.481     | CPO<5>                                            |                                             |
|                 |                |           | SciEngines_API_Core/lane_phy_con[5].cpo_lane_obuf | CPO<5>                                      |
| -----           |                |           | -----                                             |                                             |
| Total           |                | 2.219ns   | (1.900ns logic, 0.319ns route)                    |                                             |
|                 |                |           | (85.6% logic, 14.4% route)                        |                                             |

2527

2528 -----

2529

2530 =====

```

2531 Timing constraint: TIMEGRP "TNM_CNI" OFFSET = IN 3 ns VALID 9.4 ns BEFORE COMP
2532 "CNI_CLK";
2533 For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).
2534
2535 34 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
2536 0 timing errors detected. (0 setup errors, 0 hold errors)
2537 Minimum allowable offset is 2.656ns.
2538 -----
2539
2540 Paths for end point SciEngines_API_Core/lane_phy_con[14].cni_DDR (ILOGIC_X28Y175.D), 2
    ↳ paths
2541 -----
2542 Slack (setup path): 0.344ns (requirement - (data path - clock path - clock arrival +
    ↳ uncertainty))
2543 Source: CNI<14> (PAD)
2544 Destination: SciEngines_API_Core/lane_phy_con[14].cni_DDR (FF)
2545 Destination Clock: SciEngines_API_Core/cni_dom rising at -0.416ns
2546 Requirement: 3.000ns
2547 Data Path Delay: 1.924ns (Levels of Logic = 2)
2548 Clock Path Delay: -0.054ns (Levels of Logic = 4)
2549 Clock Uncertainty: 0.262ns
2550
2551 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2552 Total System Jitter (TSJ): 0.050ns
2553 Discrete Jitter (DJ): 0.181ns
2554 Phase Error (PE): 0.167ns
2555
2556 Maximum Data Path at Slow Process Corner: CNI<14> to
    ↳ SciEngines_API_Core/lane_phy_con[14].cni_DDR
2557 Location Delay type Delay(ns) Physical Resource
2558 Logical Resource(s)
2559 -----
2560 K15.I Tiopi 0.790 CNI<14>
2561 CNI<14>
2562 SciEngines_API_Core/lane_phy_con[14].
    ↳ cni_lane_ibuf
2563 ProtoComp153.IMUX.24
2564 ILOGIC_X28Y175.D net (fanout=1) 0.219 SciEngines_API_Core/cniLane_rx<14>
2565 ILOGIC_X28Y175.CLK0 Tidock 0.915 SciEngines_API_Core/cniLane_fd0<29>
2566 ProtoComp163.D20FFBYP_SRC.24
2567 SciEngines_API_Core/lane_phy_con[14].cni_DDR
2568 -----
2569 Total 1.924ns (1.705ns logic, 0.219ns route)
2570 (88.6% logic, 11.4% route)
2571
2572 Minimum Clock Path at Slow Process Corner: CNI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[14].cni_DDR

```

| 2573 | Location                                                                  | Delay type                                                                          | Delay(ns)                                | Physical Resource                               |
|------|---------------------------------------------------------------------------|-------------------------------------------------------------------------------------|------------------------------------------|-------------------------------------------------|
| 2574 |                                                                           |                                                                                     |                                          | Logical Resource(s)                             |
| 2575 | -----                                                                     | -----                                                                               | -----                                    | -----                                           |
| 2576 | B14.I                                                                     | Tiopi                                                                               | 0.684                                    | CNI_CLK                                         |
| 2577 |                                                                           |                                                                                     |                                          | CNI_CLK                                         |
| 2578 |                                                                           |                                                                                     |                                          | SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf  |
| 2579 |                                                                           |                                                                                     |                                          | ProtoComp162.IMUX                               |
| 2580 | BUFIO2_X2Y26.I                                                            | net (fanout=1)                                                                      | 0.246                                    |                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkin1                              |                                                                                     |                                          |                                                 |
| 2581 | BUFIO2_X2Y26.DIVCLK                                                       | Tbufcko_DIVCLK                                                                      | 0.105                                    | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0              |
| 2582 |                                                                           |                                                                                     |                                          | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0              |
| 2583 | PLL_ADV_X0Y3.CLKIN1                                                       | net (fanout=1)                                                                      | 0.486                                    |                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                                                                                     |                                          |                                                 |
| 2584 | PLL_ADV_X0Y3.CLKOUT1                                                      | Tpllcko_CLK                                                                         | -3.673                                   |                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV               |                                                                                     |                                          |                                                 |
| 2585 |                                                                           |                                                                                     |                                          | SciEngines_API_Core/api_clk_mgmt_dn/p_l         |
|      |                                                                           |                                                                                     |                                          | ↳ ll_base_inst/PLL_ADV                          |
| 2586 | BUFGMUX_X2Y1.I0                                                           | net (fanout=1)                                                                      | 0.488                                    |                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1                             |                                                                                     |                                          |                                                 |
| 2587 | BUFGMUX_X2Y1.0                                                            | Tgi0o                                                                               | 0.197                                    |                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf                         |                                                                                     |                                          |                                                 |
| 2588 |                                                                           |                                                                                     |                                          | SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf |
| 2589 | ILOGIC_X28Y175.CLK0                                                       | net (fanout=241)                                                                    | 1.413                                    | SciEngines_API_Core/cni_dom                     |
| 2590 | -----                                                                     | -----                                                                               | -----                                    | -----                                           |
| 2591 | Total                                                                     |                                                                                     | -0.054ns (-2.687ns logic, 2.633ns route) |                                                 |
| 2592 |                                                                           |                                                                                     |                                          |                                                 |
| 2593 | -----                                                                     | -----                                                                               | -----                                    | -----                                           |
| 2594 | Slack (setup path):                                                       | 5.338ns (requirement - (data path - clock path - clock arrival +<br>↳ uncertainty)) |                                          |                                                 |
| 2595 | Source:                                                                   | CNI<14> (PAD)                                                                       |                                          |                                                 |
| 2596 | Destination:                                                              | SciEngines_API_Core/lane_phy_con[14].cni_DDR (FF)                                   |                                          |                                                 |
| 2597 | Destination Clock:                                                        | SciEngines_API_Core/cni_dom falling at 4.584ns                                      |                                          |                                                 |
| 2598 | Requirement:                                                              | 3.000ns                                                                             |                                          |                                                 |
| 2599 | Data Path Delay:                                                          | 1.924ns (Levels of Logic = 2)                                                       |                                          |                                                 |
| 2600 | Clock Path Delay:                                                         | -0.060ns (Levels of Logic = 4)                                                      |                                          |                                                 |
| 2601 | Clock Uncertainty:                                                        | 0.262ns                                                                             |                                          |                                                 |
| 2602 |                                                                           |                                                                                     |                                          |                                                 |
| 2603 | Clock Uncertainty:                                                        | 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE                                               |                                          |                                                 |
| 2604 | Total System Jitter (TSJ):                                                | 0.050ns                                                                             |                                          |                                                 |
| 2605 | Discrete Jitter (DJ):                                                     | 0.181ns                                                                             |                                          |                                                 |
| 2606 | Phase Error (PE):                                                         | 0.167ns                                                                             |                                          |                                                 |
| 2607 |                                                                           |                                                                                     |                                          |                                                 |
| 2608 | Maximum Data Path at Slow Process Corner: CNI<14> to                      |                                                                                     |                                          |                                                 |
|      | ↳ SciEngines_API_Core/lane_phy_con[14].cni_DDR                            |                                                                                     |                                          |                                                 |
| 2609 | Location                                                                  | Delay type                                                                          | Delay(ns)                                | Physical Resource                               |
| 2610 |                                                                           |                                                                                     |                                          | Logical Resource(s)                             |
| 2611 | -----                                                                     | -----                                                                               | -----                                    | -----                                           |

```

2612      K15.I                Tiopi                0.790  CNI<14>
2613                                     CNI<14>
2614                                     SciEngines_API_Core/lane_phy_con[14]._j
2615                                     ↳ cni_lane_ibuf
2616                                     ProtoComp153.IMUX.24
2616      ILOGIC_X28Y175.D      net (fanout=1)        0.219  SciEngines_API_Core/cniLane_rx<14>
2617      ILOGIC_X28Y175.CLK1   Tidock                0.915  SciEngines_API_Core/cniLane_fd0<29>
2618                                     ProtoComp163.D2OFFBYP_SRC.24
2619                                     SciEngines_API_Core/lane_phy_con[14].cni_DDR
2620      -----
2621      Total                  1.924ns (1.705ns logic, 0.219ns route)
2622                                     (88.6% logic, 11.4% route)
2623
2624      Minimum Clock Path at Slow Process Corner: CNI_CLK to
2625      ↳ SciEngines_API_Core/lane_phy_con[14].cni_DDR
2626      Location                Delay type          Delay(ns)  Physical Resource
2627                                     Logical Resource(s)
2628      -----
2628      B14.I                  Tiopi                0.684  CNI_CLK
2629                                     CNI_CLK
2630                                     SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf
2631                                     ProtoComp162.IMUX
2632      BUFGIO2_X2Y26.I        net (fanout=1)        0.246
2633      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkin1
2633      BUFGIO2_X2Y26.DIVCLK   Tbufcko_DIVCLK        0.105  SP6_BUFGIO2_INSERT_PLL1_ML_BUFGIO2_0
2634                                     SP6_BUFGIO2_INSERT_PLL1_ML_BUFGIO2_0
2635      PLL_ADV_X0Y3.CLKIN1    net (fanout=1)        0.486
2636      ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2636      PLL_ADV_X0Y3.CLKOUT1   Tpllcko_CLK           -3.673
2637      ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV
2637                                     SciEngines_API_Core/api_clk_mgmt_dn/p_
2638      ↳ ll_base_inst/PLL_ADV
2638      BUFGMUX_X2Y1.I0        net (fanout=1)        0.488
2639      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1
2639      BUFGMUX_X2Y1.0         Tgi0o                0.197
2640      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
2640                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
2641      ILOGIC_X28Y175.CLK1    net (fanout=241)      1.407  SciEngines_API_Core/cni_dom
2642      -----
2643      Total                  -0.060ns (-2.687ns logic, 2.627ns route)
2644
2645      -----
2646
2647      Paths for end point SciEngines_API_Core/lane_phy_con[6].cni_DDR (ILOGIC_X27Y175.D), 2 paths
2648      -----
2649      Slack (setup path):    0.345ns (requirement - (data path - clock path - clock arrival +
2650      ↳ uncertainty))

```

```

2650 Source: CNI<6> (PAD)
2651 Destination: SciEngines_API_Core/lane_phy_con[6].cni_DDR (FF)
2652 Destination Clock: SciEngines_API_Core/cni_dom rising at -0.416ns
2653 Requirement: 3.000ns
2654 Data Path Delay: 1.924ns (Levels of Logic = 2)
2655 Clock Path Delay: -0.053ns (Levels of Logic = 4)
2656 Clock Uncertainty: 0.262ns
2657
2658 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2659 Total System Jitter (TSJ): 0.050ns
2660 Discrete Jitter (DJ): 0.181ns
2661 Phase Error (PE): 0.167ns
2662
2663 Maximum Data Path at Slow Process Corner: CNI<6> to
↪ SciEngines_API_Core/lane_phy_con[6].cni_DDR
2664 Location Delay type Delay(ns) Physical Resource
2665 Logical Resource(s)
2666 -----
2667 J15.I Tiopi 0.790 CNI<6>
2668 CNI<6>
2669 SciEngines_API_Core/lane_phy_con[6].cni_lane_ibuf
2670 ProtoComp153.IMUX.6
2671 ILOGIC_X27Y175.D net (fanout=1) 0.219 SciEngines_API_Core/cniLane_rx<6>
2672 ILOGIC_X27Y175.CLK0 Tidock 0.915 SciEngines_API_Core/cniLane_fd0<13>
2673 ProtoComp163.D20FFBYP_SRC.6
2674 SciEngines_API_Core/lane_phy_con[6].cni_DDR
2675 -----
2676 Total 1.924ns (1.705ns logic, 0.219ns route)
2677 (88.6% logic, 11.4% route)
2678
2679 Minimum Clock Path at Slow Process Corner: CNI_CLK to
↪ SciEngines_API_Core/lane_phy_con[6].cni_DDR
2680 Location Delay type Delay(ns) Physical Resource
2681 Logical Resource(s)
2682 -----
2683 B14.I Tiopi 0.684 CNI_CLK
2684 CNI_CLK
2685 SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf
2686 ProtoComp162.IMUX
2687 BUFI02_X2Y26.I net (fanout=1) 0.246
↪ SciEngines_API_Core/api_clk_mgmt_dn/clkin1
2688 BUFI02_X2Y26.DIVCLK Tbufcko_DIVCLK 0.105 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
2689 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
2690 PLL_ADV_X0Y3.CLKIN1 net (fanout=1) 0.486
↪ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2691 PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK -3.673
↪ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV

```

```

2692                                     SciEngines_API_Core/api_clk_mgmt_dn/p_
                                     ↳ ll_base_inst/PLL_ADV
2693  BUFGMUX_X2Y1.I0      net (fanout=1)      0.488
                                     ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1
2694  BUFGMUX_X2Y1.0      Tgi0o                0.197
                                     ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
2695                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
2696  ILOGIC_X27Y175.CLK0 net (fanout=241)      1.414  SciEngines_API_Core/cni_dom
2697  -----
2698  Total                  -0.053ns (-2.687ns logic, 2.634ns route)
2699
2700 -----
2701 Slack (setup path):      5.339ns (requirement - (data path - clock path - clock arrival +
↳ uncertainty))
2702 Source:                  CNI<6> (PAD)
2703 Destination:            SciEngines_API_Core/lane_phy_con[6].cni_DDR (FF)
2704 Destination Clock:      SciEngines_API_Core/cni_dom falling at 4.584ns
2705 Requirement:            3.000ns
2706 Data Path Delay:         1.924ns (Levels of Logic = 2)
2707 Clock Path Delay:        -0.059ns (Levels of Logic = 4)
2708 Clock Uncertainty:       0.262ns
2709
2710 Clock Uncertainty:        0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2711 Total System Jitter (TSJ): 0.050ns
2712 Discrete Jitter (DJ):    0.181ns
2713 Phase Error (PE):        0.167ns
2714
2715 Maximum Data Path at Slow Process Corner: CNI<6> to
↳ SciEngines_API_Core/lane_phy_con[6].cni_DDR
2716 Location      Delay type      Delay(ns)  Physical Resource
2717                                     Logical Resource(s)
2718 -----
2719 J15.I          Tiopi           0.790     CNI<6>
2720                                     CNI<6>
2721                                     SciEngines_API_Core/lane_phy_con[6].cni_lane_ibuf
2722                                     ProtoComp153.IMUX.6
2723 ILOGIC_X27Y175.D net (fanout=1) 0.219     SciEngines_API_Core/cniLane_rx<6>
2724 ILOGIC_X27Y175.CLK1 Tidock       0.915     SciEngines_API_Core/cniLane_fd0<13>
2725                                     ProtoComp163.D20FFBYP_SRC.6
2726                                     SciEngines_API_Core/lane_phy_con[6].cni_DDR
2727 -----
2728 Total                  1.924ns (1.705ns logic, 0.219ns route)
2729                                     (88.6% logic, 11.4% route)
2730
2731 Minimum Clock Path at Slow Process Corner: CNI_CLK to
↳ SciEngines_API_Core/lane_phy_con[6].cni_DDR
2732 Location      Delay type      Delay(ns)  Physical Resource

```

|      |                                                                                                      |                                                                                     |           |                                                 |
|------|------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-----------|-------------------------------------------------|
| 2733 |                                                                                                      |                                                                                     |           | Logical Resource(s)                             |
| 2734 | -----                                                                                                |                                                                                     |           | -----                                           |
| 2735 | B14.I                                                                                                | Tiopi                                                                               | 0.684     | CNI_CLK                                         |
| 2736 |                                                                                                      |                                                                                     |           | CNI_CLK                                         |
| 2737 |                                                                                                      |                                                                                     |           | SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf  |
| 2738 |                                                                                                      |                                                                                     |           | ProtoComp162.IMUX                               |
| 2739 | BUFIO2_X2Y26.I                                                                                       | net (fanout=1)                                                                      | 0.246     |                                                 |
|      | ↪                                                                                                    | SciEngines_API_Core/api_clk_mgmt_dn/clkin1                                          |           |                                                 |
| 2740 | BUFIO2_X2Y26.DIVCLK                                                                                  | Tbufcko_DIVCLK                                                                      | 0.105     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0              |
| 2741 |                                                                                                      |                                                                                     |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0              |
| 2742 | PLL_ADV_X0Y3.CLKIN1                                                                                  | net (fanout=1)                                                                      | 0.486     |                                                 |
|      | ↪                                                                                                    | SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK             |           |                                                 |
| 2743 | PLL_ADV_X0Y3.CLKOUT1                                                                                 | Tpllcko_CLK                                                                         | -3.673    |                                                 |
|      | ↪                                                                                                    | SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV                           |           |                                                 |
| 2744 |                                                                                                      |                                                                                     |           | SciEngines_API_Core/api_clk_mgmt_dn/p_l         |
|      |                                                                                                      |                                                                                     |           | ↪ ll_base_inst/PLL_ADV                          |
| 2745 | BUFGMUX_X2Y1.I0                                                                                      | net (fanout=1)                                                                      | 0.488     |                                                 |
|      | ↪                                                                                                    | SciEngines_API_Core/api_clk_mgmt_dn/clkout1                                         |           |                                                 |
| 2746 | BUFGMUX_X2Y1.0                                                                                       | Tgi0o                                                                               | 0.197     |                                                 |
|      | ↪                                                                                                    | SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf                                     |           |                                                 |
| 2747 |                                                                                                      |                                                                                     |           | SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf |
| 2748 | ILOGIC_X27Y175.CLK1                                                                                  | net (fanout=241)                                                                    | 1.408     | SciEngines_API_Core/cni_dom                     |
| 2749 | -----                                                                                                |                                                                                     |           | -----                                           |
| 2750 | Total                                                                                                |                                                                                     | -0.059ns  | (-2.687ns logic, 2.628ns route)                 |
| 2751 |                                                                                                      |                                                                                     |           |                                                 |
| 2752 | -----                                                                                                |                                                                                     |           |                                                 |
| 2753 |                                                                                                      |                                                                                     |           |                                                 |
| 2754 | Paths for end point SciEngines_API_Core/lane_phy_con[2].cni_DDR (ILOGIC_X24Y174.D), 2 paths          |                                                                                     |           |                                                 |
| 2755 | -----                                                                                                |                                                                                     |           |                                                 |
| 2756 | Slack (setup path):                                                                                  | 0.389ns (requirement - (data path - clock path - clock arrival +<br>↪ uncertainty)) |           |                                                 |
| 2757 | Source:                                                                                              | CNI<2> (PAD)                                                                        |           |                                                 |
| 2758 | Destination:                                                                                         | SciEngines_API_Core/lane_phy_con[2].cni_DDR (FF)                                    |           |                                                 |
| 2759 | Destination Clock:                                                                                   | SciEngines_API_Core/cni_dom rising at -0.416ns                                      |           |                                                 |
| 2760 | Requirement:                                                                                         | 3.000ns                                                                             |           |                                                 |
| 2761 | Data Path Delay:                                                                                     | 1.876ns (Levels of Logic = 2)                                                       |           |                                                 |
| 2762 | Clock Path Delay:                                                                                    | -0.057ns (Levels of Logic = 4)                                                      |           |                                                 |
| 2763 | Clock Uncertainty:                                                                                   | 0.262ns                                                                             |           |                                                 |
| 2764 |                                                                                                      |                                                                                     |           |                                                 |
| 2765 | Clock Uncertainty:                                                                                   | 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE                                               |           |                                                 |
| 2766 | Total System Jitter (TSJ):                                                                           | 0.050ns                                                                             |           |                                                 |
| 2767 | Discrete Jitter (DJ):                                                                                | 0.181ns                                                                             |           |                                                 |
| 2768 | Phase Error (PE):                                                                                    | 0.167ns                                                                             |           |                                                 |
| 2769 |                                                                                                      |                                                                                     |           |                                                 |
| 2770 | Maximum Data Path at Slow Process Corner: CNI<2> to<br>↪ SciEngines_API_Core/lane_phy_con[2].cni_DDR |                                                                                     |           |                                                 |
| 2771 | Location                                                                                             | Delay type                                                                          | Delay(ns) | Physical Resource                               |

|      |                                                                           |                                                                  |           |                                                   |
|------|---------------------------------------------------------------------------|------------------------------------------------------------------|-----------|---------------------------------------------------|
| 2772 |                                                                           |                                                                  |           | Logical Resource(s)                               |
| 2773 | -----                                                                     |                                                                  |           | -----                                             |
| 2774 | K14.I                                                                     | Tiopi                                                            | 0.790     | CNI<2>                                            |
| 2775 |                                                                           |                                                                  |           | CNI<2>                                            |
| 2776 |                                                                           |                                                                  |           | SciEngines_API_Core/lane_phy_con[2].cni_lane_ibuf |
| 2777 |                                                                           |                                                                  |           | ProtoComp153.IMUX.2                               |
| 2778 | ILOGIC_X24Y174.D                                                          | net (fanout=1)                                                   | 0.171     | SciEngines_API_Core/cniLane_rx<2>                 |
| 2779 | ILOGIC_X24Y174.CLK0                                                       | Tidock                                                           | 0.915     | SciEngines_API_Core/cniLane_fd0<5>                |
| 2780 |                                                                           |                                                                  |           | ProtoComp163.D20FFBYP_SRC.2                       |
| 2781 |                                                                           |                                                                  |           | SciEngines_API_Core/lane_phy_con[2].cni_DDR       |
| 2782 | -----                                                                     |                                                                  |           | -----                                             |
| 2783 | Total                                                                     | 1.876ns                                                          |           | (1.705ns logic, 0.171ns route)                    |
| 2784 |                                                                           |                                                                  |           | (90.9% logic, 9.1% route)                         |
| 2785 |                                                                           |                                                                  |           |                                                   |
| 2786 | Minimum Clock Path at Slow Process Corner: CNI_CLK to                     |                                                                  |           |                                                   |
|      | ↪ SciEngines_API_Core/lane_phy_con[2].cni_DDR                             |                                                                  |           |                                                   |
| 2787 | Location                                                                  | Delay type                                                       | Delay(ns) | Physical Resource                                 |
| 2788 |                                                                           |                                                                  |           | Logical Resource(s)                               |
| 2789 | -----                                                                     |                                                                  |           | -----                                             |
| 2790 | B14.I                                                                     | Tiopi                                                            | 0.684     | CNI_CLK                                           |
| 2791 |                                                                           |                                                                  |           | CNI_CLK                                           |
| 2792 |                                                                           |                                                                  |           | SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf    |
| 2793 |                                                                           |                                                                  |           | ProtoComp162.IMUX                                 |
| 2794 | BUFIO2_X2Y26.I                                                            | net (fanout=1)                                                   | 0.246     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_dn/clkin1                              |                                                                  |           |                                                   |
| 2795 | BUFIO2_X2Y26.DIVCLK                                                       | Tbufcko_DIVCLK                                                   | 0.105     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0                |
| 2796 |                                                                           |                                                                  |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0                |
| 2797 | PLL_ADV_X0Y3.CLKIN1                                                       | net (fanout=1)                                                   | 0.486     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK |                                                                  |           |                                                   |
| 2798 | PLL_ADV_X0Y3.CLKOUT1                                                      | Tpllcko_CLK                                                      | -3.673    |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV               |                                                                  |           |                                                   |
| 2799 |                                                                           |                                                                  |           | SciEngines_API_Core/api_clk_mgmt_dn/pj            |
|      | ↪ ll_base_inst/PLL_ADV                                                    |                                                                  |           |                                                   |
| 2800 | BUFGMUX_X2Y1.I0                                                           | net (fanout=1)                                                   | 0.488     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_dn/clkout1                             |                                                                  |           |                                                   |
| 2801 | BUFGMUX_X2Y1.0                                                            | Tgi0o                                                            | 0.197     |                                                   |
|      | ↪ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf                         |                                                                  |           |                                                   |
| 2802 |                                                                           |                                                                  |           | SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf   |
| 2803 | ILOGIC_X24Y174.CLK0                                                       | net (fanout=241)                                                 | 1.410     | SciEngines_API_Core/cni_dom                       |
| 2804 | -----                                                                     |                                                                  |           | -----                                             |
| 2805 | Total                                                                     | -0.057ns                                                         |           | (-2.687ns logic, 2.630ns route)                   |
| 2806 |                                                                           |                                                                  |           |                                                   |
| 2807 | -----                                                                     |                                                                  |           |                                                   |
| 2808 | Slack (setup path):                                                       | 5.384ns (requirement - (data path - clock path - clock arrival + |           |                                                   |
|      | ↪ uncertainty))                                                           |                                                                  |           |                                                   |
| 2809 | Source:                                                                   | CNI<2> (PAD)                                                     |           |                                                   |
| 2810 | Destination:                                                              | SciEngines_API_Core/lane_phy_con[2].cni_DDR (FF)                 |           |                                                   |

```

2811 Destination Clock:    SciEngines_API_Core/cni_dom falling at 4.584ns
2812 Requirement:        3.000ns
2813 Data Path Delay:     1.876ns (Levels of Logic = 2)
2814 Clock Path Delay:    -0.062ns (Levels of Logic = 4)
2815 Clock Uncertainty:   0.262ns
2816
2817 Clock Uncertainty:    0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2818   Total System Jitter (TSJ): 0.050ns
2819   Discrete Jitter (DJ):    0.181ns
2820   Phase Error (PE):       0.167ns
2821
2822 Maximum Data Path at Slow Process Corner: CNI<2> to
↪ SciEngines_API_Core/lane_phy_con[2].cni_DDR
2823   Location            Delay type      Delay(ns)  Physical Resource
2824                               Logical Resource(s)
2825   -----
2826   K14.I                Tiopi          0.790     CNI<2>
2827                               CNI<2>
2828                               SciEngines_API_Core/lane_phy_con[2].cni_lane_ibuf
2829                               ProtoComp153.IMUX.2
2830   ILOGIC_X24Y174.D     net (fanout=1)    0.171     SciEngines_API_Core/cniLane_rx<2>
2831   ILOGIC_X24Y174.CLK1 Tidock          0.915     SciEngines_API_Core/cniLane_fd0<5>
2832                               ProtoComp163.D20FFBYP_SRC.2
2833                               SciEngines_API_Core/lane_phy_con[2].cni_DDR
2834   -----
2835   Total                1.876ns (1.705ns logic, 0.171ns route)
2836                               (90.9% logic, 9.1% route)
2837
2838 Minimum Clock Path at Slow Process Corner: CNI_CLK to
↪ SciEngines_API_Core/lane_phy_con[2].cni_DDR
2839   Location            Delay type      Delay(ns)  Physical Resource
2840                               Logical Resource(s)
2841   -----
2842   B14.I                Tiopi          0.684     CNI_CLK
2843                               CNI_CLK
2844                               SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf
2845                               ProtoComp162.IMUX
2846   BUFI02_X2Y26.I       net (fanout=1)    0.246
↪ SciEngines_API_Core/api_clk_mgmt_dn/clkin1
2847   BUFI02_X2Y26.DIVCLK  Tbufcko_DIVCLK   0.105     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
2848                               SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
2849   PLL_ADV_X0Y3.CLKIN1  net (fanout=1)    0.486
↪ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
2850   PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK      -3.673
↪ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV
2851                               SciEngines_API_Core/api_clk_mgmt_dn/p_l
↪ ll_base_inst/PLL_ADV

```

```

2852  BUFGMUX_X2Y1.I0      net (fanout=1)      0.488
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1
2853  BUFGMUX_X2Y1.0      Tgi0o      0.197
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
2854                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
2855  ILOGIC_X24Y174.CLK1  net (fanout=241)    1.405  SciEngines_API_Core/cni_dom
2856  -----
2857  Total                -0.062ns (-2.687ns logic, 2.625ns route)
2858
2859  -----
2860
2861  Hold Paths: TIMEGRP "TNM_CNI" OFFSET = IN 3 ns VALID 9.4 ns BEFORE COMP "CNI_CLK";
2862  -----
2863
2864  Paths for end point SciEngines_API_Core/lane_phy_con[10].cni_DDR (ILOGIC_X16Y173.D), 2
      ↳ paths
2865  -----
2866  Slack (hold path):    2.609ns (requirement - (clock path + clock arrival + uncertainty -
      ↳ data path))
2867  Source:              CNI<10> (PAD)
2868  Destination:         SciEngines_API_Core/lane_phy_con[10].cni_DDR (FF)
2869  Destination Clock:    SciEngines_API_Core/cni_dom falling at 4.584ns
2870  Requirement:         6.400ns
2871  Data Path Delay:      0.946ns (Levels of Logic = 2)
2872  Clock Path Delay:     -0.109ns (Levels of Logic = 4)
2873  Clock Uncertainty:    0.262ns
2874
2875  Clock Uncertainty:    0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
2876  Total System Jitter (TSJ): 0.050ns
2877  Discrete Jitter (DJ):   0.181ns
2878  Phase Error (PE):      0.167ns
2879
2880  Minimum Data Path at Fast Process Corner: CNI<10> to
      ↳ SciEngines_API_Core/lane_phy_con[10].cni_DDR
2881  Location              Delay type      Delay(ns)  Physical Resource
2882                                     Logical Resource(s)
2883  -----
2884  D12.I                 Tiopi          0.321      CNI<10>
2885                                     CNI<10>
2886                                     SciEngines_API_Core/lane_phy_con[10].
      ↳ cni_lane_ibuf
2887                                     ProtoComp153.IMUX.20
2888  ILOGIC_X16Y173.D      net (fanout=1)    0.124      SciEngines_API_Core/cniLane_rx<10>
2889  ILOGIC_X16Y173.CLK1  Tiockd      (-Th)    -0.501      SciEngines_API_Core/cniLane_fd0<21>
2890                                     ProtoComp163.D20FFBYP_SRC.20
2891                                     SciEngines_API_Core/lane_phy_con[10].cni_DDR
2892  -----

```

2893

Total

0.946ns (0.822ns logic, 0.124ns route)

2894

(86.9% logic, 13.1% route)

2895

2896

Maximum Clock Path at Fast Process Corner: CNI\_CLK to

↪ SciEngines\_API\_Core/lane\_phy\_con[10].cni\_DDR

2897

Location

Delay type

Delay(ns)

Physical Resource

2898

Logical Resource(s)

2899

-----

2900

B14.I

Tiopi

0.367

CNI\_CLK

2901

CNI\_CLK

2902

SciEngines\_API\_Core/api\_clk\_mgmt\_dn/clkin1\_buf

2903

ProtoComp162.IMUX

2904

BUFIO2\_X2Y26.I

net (fanout=1)

0.213

↪ SciEngines\_API\_Core/api\_clk\_mgmt\_dn/clkin1

2905

BUFIO2\_X2Y26.DIVCLK

Tbufcko\_DIVCLK

0.130

SP6\_BUFIO2\_INSERT\_PLL1\_ML\_BUFIO2\_0

2906

SP6\_BUFIO2\_INSERT\_PLL1\_ML\_BUFIO2\_0

2907

PLL\_ADV\_X0Y3.CLKIN1

net (fanout=1)

0.339

↪ SciEngines\_API\_Core/api\_clk\_mgmt\_dn/pll\_base\_inst/PLL\_ADV\_ML\_NEW\_DIVCLK

2908

PLL\_ADV\_X0Y3.CLKOUT1

Tpllcko\_CLK

-2.469

↪ SciEngines\_API\_Core/api\_clk\_mgmt\_dn/pll\_base\_inst/PLL\_ADV

2909

SciEngines\_API\_Core/api\_clk\_mgmt\_dn/p\_j

↪ ll\_base\_inst/PLL\_ADV

2910

BUFGMUX\_X2Y1.I0

net (fanout=1)

0.212

↪ SciEngines\_API\_Core/api\_clk\_mgmt\_dn/clkout1

2911

BUFGMUX\_X2Y1.0

Tgi0o

0.063

↪ SciEngines\_API\_Core/api\_clk\_mgmt\_dn/clkout2\_buf

2912

SciEngines\_API\_Core/api\_clk\_mgmt\_dn/clkout2\_buf

2913

ILOGIC\_X16Y173.CLK1

net (fanout=241)

1.036

SciEngines\_API\_Core/cni\_dom

2914

-----

2915

Total

-0.109ns (-1.909ns logic, 1.800ns route)

2916

2917

-----

2918

Slack (hold path):

7.534ns (requirement - (clock path + clock arrival + uncertainty -

↪ data path))

2919

Source:

CNI<10> (PAD)

2920

Destination:

SciEngines\_API\_Core/lane\_phy\_con[10].cni\_DDR (FF)

2921

Destination Clock:

SciEngines\_API\_Core/cni\_dom rising at -0.416ns

2922

Requirement:

6.400ns

2923

Data Path Delay:

0.946ns (Levels of Logic = 2)

2924

Clock Path Delay:

-0.034ns (Levels of Logic = 4)

2925

Clock Uncertainty:

0.262ns

2926

2927

Clock Uncertainty:

0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE

2928

Total System Jitter (TSJ):

0.050ns

2929

Discrete Jitter (DJ):

0.181ns

2930

Phase Error (PE):

0.167ns

2931

|      |                                                                                                         |                  |           |                                                                 |
|------|---------------------------------------------------------------------------------------------------------|------------------|-----------|-----------------------------------------------------------------|
| 2932 | Minimum Data Path at Fast Process Corner: CNI<10> to<br>↳ SciEngines_API_Core/lane_phy_con[10].cni_DDR  |                  |           |                                                                 |
| 2933 | Location                                                                                                | Delay type       | Delay(ns) | Physical Resource                                               |
| 2934 |                                                                                                         |                  |           | Logical Resource(s)                                             |
| 2935 | -----                                                                                                   |                  |           |                                                                 |
| 2936 | D12.I                                                                                                   | Tiopi            | 0.321     | CNI<10>                                                         |
| 2937 |                                                                                                         |                  |           | CNI<10>                                                         |
| 2938 |                                                                                                         |                  |           | SciEngines_API_Core/lane_phy_con[10].<br>↳ cni_lane_ibuf        |
| 2939 |                                                                                                         |                  |           | ProtoComp153.IMUX.20                                            |
| 2940 | ILOGIC_X16Y173.D                                                                                        | net (fanout=1)   | 0.124     | SciEngines_API_Core/cniLane_rx<10>                              |
| 2941 | ILOGIC_X16Y173.CLK0                                                                                     | Tiockd (-Th)     | -0.501    | SciEngines_API_Core/cniLane_fd0<21>                             |
| 2942 |                                                                                                         |                  |           | ProtoComp163.D20FFBYP_SRC.20                                    |
| 2943 |                                                                                                         |                  |           | SciEngines_API_Core/lane_phy_con[10].cni_DDR                    |
| 2944 | -----                                                                                                   |                  |           |                                                                 |
| 2945 | Total                                                                                                   |                  | 0.946ns   | (0.822ns logic, 0.124ns route)                                  |
| 2946 |                                                                                                         |                  |           | (86.9% logic, 13.1% route)                                      |
| 2947 |                                                                                                         |                  |           |                                                                 |
| 2948 | Maximum Clock Path at Fast Process Corner: CNI_CLK to<br>↳ SciEngines_API_Core/lane_phy_con[10].cni_DDR |                  |           |                                                                 |
| 2949 | Location                                                                                                | Delay type       | Delay(ns) | Physical Resource                                               |
| 2950 |                                                                                                         |                  |           | Logical Resource(s)                                             |
| 2951 | -----                                                                                                   |                  |           |                                                                 |
| 2952 | B14.I                                                                                                   | Tiopi            | 0.367     | CNI_CLK                                                         |
| 2953 |                                                                                                         |                  |           | CNI_CLK                                                         |
| 2954 |                                                                                                         |                  |           | SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf                  |
| 2955 |                                                                                                         |                  |           | ProtoComp162.IMUX                                               |
| 2956 | BUFIO2_X2Y26.I                                                                                          | net (fanout=1)   | 0.213     |                                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkin1                                                            |                  |           |                                                                 |
| 2957 | BUFIO2_X2Y26.DIVCLK                                                                                     | Tbufcko_DIVCLK   | 0.130     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0                              |
| 2958 |                                                                                                         |                  |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0                              |
| 2959 | PLL_ADV_X0Y3.CLKIN1                                                                                     | net (fanout=1)   | 0.339     |                                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK                               |                  |           |                                                                 |
| 2960 | PLL_ADV_X0Y3.CLKOUT1                                                                                    | Tpllcko_CLK      | -2.469    |                                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV                                             |                  |           |                                                                 |
| 2961 |                                                                                                         |                  |           | SciEngines_API_Core/api_clk_mgmt_dn/p<br>↳ ll_base_inst/PLL_ADV |
| 2962 | BUFGMUX_X2Y1.I0                                                                                         | net (fanout=1)   | 0.212     |                                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1                                                           |                  |           |                                                                 |
| 2963 | BUFGMUX_X2Y1.0                                                                                          | Tgi0o            | 0.063     |                                                                 |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf                                                       |                  |           |                                                                 |
| 2964 |                                                                                                         |                  |           | SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf                 |
| 2965 | ILOGIC_X16Y173.CLK0                                                                                     | net (fanout=241) | 1.111     | SciEngines_API_Core/cni_dom                                     |
| 2966 | -----                                                                                                   |                  |           |                                                                 |
| 2967 | Total                                                                                                   |                  | -0.034ns  | (-1.909ns logic, 1.875ns route)                                 |
| 2968 |                                                                                                         |                  |           |                                                                 |
| 2969 | -----                                                                                                   |                  |           |                                                                 |

2970

2971 Paths for end point SciEngines\_API\_Core/lane\_phy\_con[16].cni\_DDR (ILOGIC\_X12Y173.D), 2  
 ↳ paths

2972

2973 Slack (hold path): 2.611ns (requirement - (clock path + clock arrival + uncertainty -  
 ↳ data path))

2974

Source: CNI<16> (PAD)

2975

Destination: SciEngines\_API\_Core/lane\_phy\_con[16].cni\_DDR (FF)

2976

Destination Clock: SciEngines\_API\_Core/cni\_dom falling at 4.584ns

2977

Requirement: 6.400ns

2978

Data Path Delay: 0.946ns (Levels of Logic = 2)

2979

Clock Path Delay: -0.111ns (Levels of Logic = 4)

2980

Clock Uncertainty: 0.262ns

2981

2982 Clock Uncertainty: 0.262ns ((TSJ<sup>2</sup> + DJ<sup>2</sup>)<sup>1/2</sup>) / 2 + PE

2983

Total System Jitter (TSJ): 0.050ns

2984

Discrete Jitter (DJ): 0.181ns

2985

Phase Error (PE): 0.167ns

2986

2987 Minimum Data Path at Fast Process Corner: CNI<16> to

↳ SciEngines\_API\_Core/lane\_phy\_con[16].cni\_DDR

2988

| Location            | Delay type     | Delay(ns)                              | Physical Resource                            | Logical Resource(s)        |
|---------------------|----------------|----------------------------------------|----------------------------------------------|----------------------------|
| C11.I               | Tiopi          | 0.321                                  | CNI<16>                                      | CNI<16>                    |
|                     |                |                                        | SciEngines_API_Core/lane_phy_con[16].        | ↳ cni_lane_ibuf            |
|                     |                |                                        | ProtoComp153.IMUX.26                         |                            |
| ILOGIC_X12Y173.D    | net (fanout=1) | 0.124                                  | SciEngines_API_Core/cniLane_rx<16>           |                            |
| ILOGIC_X12Y173.CLK1 | Tiockd (-Th)   | -0.501                                 | SciEngines_API_Core/cniLane_fd0<33>          |                            |
|                     |                |                                        | ProtoComp163.D20FFBYP_SRC.26                 |                            |
|                     |                |                                        | SciEngines_API_Core/lane_phy_con[16].cni_DDR |                            |
| Total               |                | 0.946ns (0.822ns logic, 0.124ns route) |                                              | (86.9% logic, 13.1% route) |

2989

2990

2991

2992

2993

2994

2995

2996

2997

2998

2999

3000

3001

3002

3003

Maximum Clock Path at Fast Process Corner: CNI\_CLK to

↳ SciEngines\_API\_Core/lane\_phy\_con[16].cni\_DDR

3004

| Location       | Delay type     | Delay(ns) | Physical Resource                              | Logical Resource(s) |
|----------------|----------------|-----------|------------------------------------------------|---------------------|
| B14.I          | Tiopi          | 0.367     | CNI_CLK                                        | CNI_CLK             |
|                |                |           | SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf |                     |
|                |                |           | ProtoComp162.IMUX                              |                     |
| BUFI02_X2Y26.I | net (fanout=1) | 0.213     |                                                |                     |
|                |                |           | SciEngines_API_Core/api_clk_mgmt_dn/clkin1     |                     |

3005

3006

3007

3008

3009

3010

3011

BUFI02\_X2Y26.I net (fanout=1) 0.213  
 ↳ SciEngines\_API\_Core/api\_clk\_mgmt\_dn/clkin1

```

3012     BUFI02_X2Y26.DIVCLK  Tbufcko_DIVCLK          0.130  SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3013                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3014     PLL_ADV_X0Y3.CLKIN1  net (fanout=1)          0.339
    ↪   SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3015     PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK             -2.469
    ↪   SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV
3016                                     SciEngines_API_Core/api_clk_mgmt_dn/p
    ↪   ll_base_inst/PLL_ADV
3017     BUFGMUX_X2Y1.I0      net (fanout=1)          0.212
    ↪   SciEngines_API_Core/api_clk_mgmt_dn/clkout1
3018     BUFGMUX_X2Y1.O        Tgi0o                  0.063
    ↪   SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3019                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3020     ILOGIC_X12Y173.CLK1  net (fanout=241)        1.034  SciEngines_API_Core/cni_dom
3021     -----
3022     Total                  -0.111ns (-1.909ns logic, 1.798ns route)
3023
3024     -----
3025 Slack (hold path):      7.536ns (requirement - (clock path + clock arrival + uncertainty -
    ↪   data path))
3026 Source:                  CNI<16> (PAD)
3027 Destination:            SciEngines_API_Core/lane_phy_con[16].cni_DDR (FF)
3028 Destination Clock:      SciEngines_API_Core/cni_dom rising at -0.416ns
3029 Requirement:            6.400ns
3030 Data Path Delay:         0.946ns (Levels of Logic = 2)
3031 Clock Path Delay:        -0.036ns (Levels of Logic = 4)
3032 Clock Uncertainty:       0.262ns
3033
3034 Clock Uncertainty:        0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3035 Total System Jitter (TSJ): 0.050ns
3036 Discrete Jitter (DJ):    0.181ns
3037 Phase Error (PE):        0.167ns
3038
3039 Minimum Data Path at Fast Process Corner: CNI<16> to
    ↪   SciEngines_API_Core/lane_phy_con[16].cni_DDR
3040 Location          Delay type          Delay(ns)  Physical Resource
3041                                     Logical Resource(s)
3042     -----
3043     C11.I           Tiopi              0.321  CNI<16>
3044                                     CNI<16>
3045                                     SciEngines_API_Core/lane_phy_con[16].
    ↪   cni_lane_ibuf
3046                                     ProtoComp153.IMUX.26
3047     ILOGIC_X12Y173.D  net (fanout=1)        0.124  SciEngines_API_Core/cniLane_rx<16>
3048     ILOGIC_X12Y173.CLK0 Tiockd        (-Th)  -0.501  SciEngines_API_Core/cniLane_fd0<33>
3049                                     ProtoComp163.D20FFBYP_SRC.26
3050                                     SciEngines_API_Core/lane_phy_con[16].cni_DDR

```

```

3051 -----
3052 Total                                0.946ns (0.822ns logic, 0.124ns route)
3053                                     (86.9% logic, 13.1% route)
3054
3055 Maximum Clock Path at Fast Process Corner: CNI_CLK to
3056 ↳ SciEngines_API_Core/lane_phy_con[16].cni_DDR
3057
3058 Location          Delay type          Delay(ns)  Physical Resource
3059                                     Logical Resource(s)
3060 -----
3061 B14.I              Tiopi              0.367      CNI_CLK
3062                                     CNI_CLK
3063                                     SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf
3064                                     ProtoComp162.IMUX
3065
3066 BUFI02_X2Y26.I     net (fanout=1)          0.213
3067 ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkin1
3068
3069 BUFI02_X2Y26.DIVCLK Tbufcko_DIVCLK          0.130      SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3070                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3071
3072 PLL_ADV_X0Y3.CLKIN1 net (fanout=1)          0.339
3073 ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3074
3075 PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK          -2.469
3076 ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV
3077                                     SciEngines_API_Core/api_clk_mgmt_dn/p
3078                                     ↳ ll_base_inst/PLL_ADV
3079
3080 BUFGMUX_X2Y1.I0     net (fanout=1)          0.212
3081 ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1
3082
3083 BUFGMUX_X2Y1.0      Tgi0o              0.063
3084 ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3085                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3086
3087 ILOGIC_X12Y173.CLK0 net (fanout=241)          1.109      SciEngines_API_Core/cni_dom
3088 -----
3089 Total                                -0.036ns (-1.909ns logic, 1.873ns route)
3090
3091 -----
3092
3093 Paths for end point SciEngines_API_Core/lane_phy_con[11].cni_DDR (ILOGIC_X16Y174.D), 2
3094 ↳ paths
3095 -----
3096
3097 Slack (hold path):      2.640ns (requirement - (clock path + clock arrival + uncertainty -
3098 ↳ data path))
3099
3100 Source:                  CNI<11> (PAD)
3101 Destination:             SciEngines_API_Core/lane_phy_con[11].cni_DDR (FF)
3102 Destination Clock:       SciEngines_API_Core/cni_dom falling at 4.584ns
3103 Requirement:             6.400ns
3104 Data Path Delay:         0.978ns (Levels of Logic = 2)
3105 Clock Path Delay:        -0.108ns (Levels of Logic = 4)
3106 Clock Uncertainty:       0.262ns
3107
3108

```

```

3089 Clock Uncertainty:          0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3090   Total System Jitter (TSJ):  0.050ns
3091   Discrete Jitter (DJ):       0.181ns
3092   Phase Error (PE):           0.167ns
3093
3094 Minimum Data Path at Fast Process Corner: CNI<11> to
    ↳ SciEngines_API_Core/lane_phy_con[11].cni_DDR
3095   Location          Delay type      Delay(ns)  Physical Resource
3096                                     Logical Resource(s)
3097   -----
3098   E12.I              Tiopi           0.321      CNI<11>
3099                                     CNI<11>
3100                                     SciEngines_API_Core/lane_phy_con[11].j
3101                                     ↳ cni_lane_ibuf
3102                                     ProtoComp153.IMUX.21
3102   ILOGIC_X16Y174.D   net (fanout=1)    0.156      SciEngines_API_Core/cniLane_rx<11>
3103   ILOGIC_X16Y174.CLK1 Tiockd      (-Th)    -0.501      SciEngines_API_Core/cniLane_fd0<23>
3104                                     ProtoComp163.D20FFBYP_SRC.21
3105                                     SciEngines_API_Core/lane_phy_con[11].cni_DDR
3106   -----
3107   Total              0.978ns (0.822ns logic, 0.156ns route)
3108                                     (84.0% logic, 16.0% route)
3109
3110 Maximum Clock Path at Fast Process Corner: CNI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[11].cni_DDR
3111   Location          Delay type      Delay(ns)  Physical Resource
3112                                     Logical Resource(s)
3113   -----
3114   B14.I              Tiopi           0.367      CNI_CLK
3115                                     CNI_CLK
3116                                     SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf
3117                                     ProtoComp162.IMUX
3118   BUFI02_X2Y26.I     net (fanout=1)    0.213
3119   ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkin1
3119   BUFI02_X2Y26.DIVCLK Tbufcko_DIVCLK    0.130      SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3120                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3121   PLL_ADV_X0Y3.CLKIN1 net (fanout=1)    0.339
3122   ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3122   PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK    -2.469
3123   ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV
3124                                     SciEngines_API_Core/api_clk_mgmt_dn/pj
3125                                     ↳ ll_base_inst/PLL_ADV
3124   BUFGMUX_X2Y1.I0    net (fanout=1)    0.212
3125   ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1
3125   BUFGMUX_X2Y1.0     Tgi0o           0.063
3126   ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3127                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf

```

```

3127 ILOGIC_X16Y174.CLK1 net (fanout=241) 1.037 SciEngines_API_Core/cni_dom
3128 -----
3129 Total -0.108ns (-1.909ns logic, 1.801ns route)
3130
3131 -----
3132 Slack (hold path): 7.566ns (requirement - (clock path + clock arrival + uncertainty -
↪ data path))
3133 Source: CNI<11> (PAD)
3134 Destination: SciEngines_API_Core/lane_phy_con[11].cni_DDR (FF)
3135 Destination Clock: SciEngines_API_Core/cni_dom rising at -0.416ns
3136 Requirement: 6.400ns
3137 Data Path Delay: 0.978ns (Levels of Logic = 2)
3138 Clock Path Delay: -0.034ns (Levels of Logic = 4)
3139 Clock Uncertainty: 0.262ns
3140
3141 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3142 Total System Jitter (TSJ): 0.050ns
3143 Discrete Jitter (DJ): 0.181ns
3144 Phase Error (PE): 0.167ns
3145
3146 Minimum Data Path at Fast Process Corner: CNI<11> to
↪ SciEngines_API_Core/lane_phy_con[11].cni_DDR
3147 Location Delay type Delay(ns) Physical Resource
3148 Logical Resource(s)
3149 -----
3150 E12.I Tiopi 0.321 CNI<11>
3151 CNI<11>
3152 SciEngines_API_Core/lane_phy_con[11]._J
↪ cni_lane_ibuf
3153 ProtoComp153.IMUX.21
3154 ILOGIC_X16Y174.D net (fanout=1) 0.156 SciEngines_API_Core/cniLane_rx<11>
3155 ILOGIC_X16Y174.CLK0 Tiocdk (-Th) -0.501 SciEngines_API_Core/cniLane_fd0<23>
3156 ProtoComp163.D20FFBYP_SRC.21
3157 SciEngines_API_Core/lane_phy_con[11].cni_DDR
3158 -----
3159 Total 0.978ns (0.822ns logic, 0.156ns route)
3160 (84.0% logic, 16.0% route)
3161
3162 Maximum Clock Path at Fast Process Corner: CNI_CLK to
↪ SciEngines_API_Core/lane_phy_con[11].cni_DDR
3163 Location Delay type Delay(ns) Physical Resource
3164 Logical Resource(s)
3165 -----
3166 B14.I Tiopi 0.367 CNI_CLK
3167 CNI_CLK
3168 SciEngines_API_Core/api_clk_mgmt_dn/clkin1_buf
3169 ProtoComp162.IMUX

```

```

3170  BUFI02_X2Y26.I      net (fanout=1)      0.213
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkin1
3171  BUFI02_X2Y26.DIVCLK Tbufcko_DIVCLK      0.130  SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3172                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_0
3173  PLL_ADV_X0Y3.CLKIN1  net (fanout=1)      0.339
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3174  PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK      -2.469
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/pll_base_inst/PLL_ADV
3175                                     SciEngines_API_Core/api_clk_mgmt_dn/p
      ↳ ll_base_inst/PLL_ADV
3176  BUFGMUX_X2Y1.I0     net (fanout=1)      0.212
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout1
3177  BUFGMUX_X2Y1.0      Tgi0o              0.063
      ↳ SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3178                                     SciEngines_API_Core/api_clk_mgmt_dn/clkout2_buf
3179  ILOGIC_X16Y174.CLK0  net (fanout=241)    1.111  SciEngines_API_Core/cni_dom
3180  -----
3181  Total                -0.034ns (-1.909ns logic, 1.875ns route)
3182
3183  -----
3184
3185  =====
3186  Timing constraint: TIMEGRP "TNM_CNO" OFFSET = OUT 2.93 ns AFTER COMP "CPI_CLK";
3187  For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).
3188
3189  17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
3190  0 timing errors detected.
3191  Minimum allowable offset is 2.361ns.
3192  -----
3193
3194  Paths for end point CNO<13> (D13.PAD), 1 path
3195  -----
3196  Slack (slowest paths): 0.569ns (requirement - (clock arrival + clock path + data path +
      ↳ uncertainty))
3197  Source: SciEngines_API_Core/lane_phy_con[13].cno_DDR (FF)
3198  Destination: CNO<13> (PAD)
3199  Source Clock: SciEngines_API_Core/clk_int rising at -0.416ns
3200  Requirement: 2.930ns
3201  Data Path Delay: 3.575ns (Levels of Logic = 1)
3202  Clock Path Delay: -1.060ns (Levels of Logic = 4)
3203  Clock Uncertainty: 0.262ns
3204
3205  Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3206  Total System Jitter (TSJ): 0.050ns
3207  Discrete Jitter (DJ): 0.181ns
3208  Phase Error (PE): 0.167ns
3209

```

```

3210 Maximum Clock Path at Slow Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[13].cno_DDR
3211 Location          Delay type          Delay(ns) Physical Resource
3212                                     Logical Resource(s)
3213 -----
3214 AF12.I             Tiopi             0.790    CPI_CLK
3215                                     CPI_CLK
3216                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
3217                                     ProtoComp162.IMUX.1
3218 BUFI02_X1Y7.I      net (fanout=1)      0.396
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
3219 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK      0.111    SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3220                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3221 PLL_ADV_X0Y2.CLKIN2 net (fanout=1)      0.548
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3222 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK      -5.462
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
3223                                     SciEngines_API_Core/api_clk_mgmt_up/p_l
    ↳ ll_base_inst/PLL_ADV
3224 BUFGMUX_X2Y4.I0    net (fanout=1)      0.440
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
3225 BUFGMUX_X2Y4.0     Tgi0o             0.209
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3226                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3227 OLOGIC_X17Y172.CLK0 net (fanout=1608)    1.908    SciEngines_API_Core/clk_int
3228 -----
3229 Total              -1.060ns (-4.352ns logic, 3.292ns route)
3230
3231 Maximum Data Path at Slow Process Corner: SciEngines_API_Core/lane_phy_con[13].cno_DDR to
    ↳ CNO<13>
3232 Location          Delay type          Delay(ns) Physical Resource
3233                                     Logical Resource(s)
3234 -----
3235 OLOGIC_X17Y172.OQ   Tockq             0.742    SciEngines_API_Core/cnoLane_tx<13>
3236                                     SciEngines_API_Core/lane_phy_con[13].cno_DDR
3237 D13.0              net (fanout=1)      0.362    SciEngines_API_Core/cnoLane_tx<13>
3238 D13.PAD            Tioop             2.471    CNO<13>
3239                                     SciEngines_API_Core/lane_phy_con[13]._l
    ↳ cno_lane_obuf
3240                                     CNO<13>
3241 -----
3242 Total              3.575ns (3.213ns logic, 0.362ns route)
3243                                     (89.9% logic, 10.1% route)
3244 -----
3245 -----
3246
3247 Paths for end point CNO<4> (B12.PAD), 1 path

```

```

3248 -----
3249 Slack (slowest paths): 0.571ns (requirement - (clock arrival + clock path + data path +
    ↳ uncertainty))
3250 Source: SciEngines_API_Core/lane_phy_con[4].cno_DDR (FF)
3251 Destination: CNO<4> (PAD)
3252 Source Clock: SciEngines_API_Core/clk_int rising at -0.416ns
3253 Requirement: 2.930ns
3254 Data Path Delay: 3.575ns (Levels of Logic = 1)
3255 Clock Path Delay: -1.062ns (Levels of Logic = 4)
3256 Clock Uncertainty: 0.262ns
3257
3258 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3259 Total System Jitter (TSJ): 0.050ns
3260 Discrete Jitter (DJ): 0.181ns
3261 Phase Error (PE): 0.167ns
3262
3263 Maximum Clock Path at Slow Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[4].cno_DDR
3264 Location Delay type Delay(ns) Physical Resource
3265 Logical Resource(s)
3266 -----
3267 AF12.I Tiopi 0.790 CPI_CLK
3268 CPI_CLK
3269 SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
3270 ProtoComp162.IMUX.1
3271 BUFI02_X1Y7.I net (fanout=1) 0.396
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
3272 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK 0.111 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3273 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3274 PLL_ADV_X0Y2.CLKIN2 net (fanout=1) 0.548
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3275 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK -5.462
    ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
3276 SciEngines_API_Core/api_clk_mgmt_up/pj
    ↳ ll_base_inst/PLL_ADV
3277 BUFGMUX_X2Y4.I0 net (fanout=1) 0.440
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
3278 BUFGMUX_X2Y4.0 Tgi0o 0.209
    ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3279 SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3280 OLOGIC_X13Y173.CLK0 net (fanout=1608) 1.906 SciEngines_API_Core/clk_int
3281 -----
3282 Total -1.062ns (-4.352ns logic, 3.290ns route)
3283
3284 Maximum Data Path at Slow Process Corner: SciEngines_API_Core/lane_phy_con[4].cno_DDR to
    ↳ CNO<4>
3285 Location Delay type Delay(ns) Physical Resource

```

```

3286                                     Logical Resource(s)
3287 -----
3288 OLOGIC_X13Y173.OQ      Tockq      0.742  SciEngines_API_Core/cnoLane_tx<4>
3289                               SciEngines_API_Core/lane_phy_con[4].cno_DDR
3290 B12.0                  net (fanout=1) 0.362  SciEngines_API_Core/cnoLane_tx<4>
3291 B12.PAD                Tioop      2.471  CNO<4>
3292                               SciEngines_API_Core/lane_phy_con[4].cno_lane_obuf
3293                               CNO<4>
3294 -----
3295 Total                    3.575ns (3.213ns logic, 0.362ns route)
3296                               (89.9% logic, 10.1% route)
3297 -----
3298 -----
3299 -----
3300 Paths for end point CNO<5> (A12.PAD), 1 path
3301 -----
3302 Slack (slowest paths): 0.571ns (requirement - (clock arrival + clock path + data path +
↪ uncertainty))
3303 Source:                 SciEngines_API_Core/lane_phy_con[5].cno_DDR (FF)
3304 Destination:           CNO<5> (PAD)
3305 Source Clock:           SciEngines_API_Core/clk_int rising at -0.416ns
3306 Requirement:           2.930ns
3307 Data Path Delay:        3.575ns (Levels of Logic = 1)
3308 Clock Path Delay:       -1.062ns (Levels of Logic = 4)
3309 Clock Uncertainty:      0.262ns
3310 -----
3311 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3312 Total System Jitter (TSJ): 0.050ns
3313 Discrete Jitter (DJ):   0.181ns
3314 Phase Error (PE):       0.167ns
3315 -----
3316 Maximum Clock Path at Slow Process Corner: CPI_CLK to
↪ SciEngines_API_Core/lane_phy_con[5].cno_DDR
3317 Location                Delay type      Delay(ns)  Physical Resource
3318                               Logical Resource(s)
3319 -----
3320 AF12.I                  Tiopi      0.790  CPI_CLK
3321                               CPI_CLK
3322                               SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
3323                               ProtoComp162.IMUX.1
3324 BUFI02_X1Y7.I          net (fanout=1) 0.396
↪ SciEngines_API_Core/api_clk_mgmt_up/clkin1
3325 BUFI02_X1Y7.DIVCLK     Tbufcko_DIVCLK 0.111  SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3326                               SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3327 PLL_ADV_X0Y2.CLKIN2    net (fanout=1) 0.548
↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3328 PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK   -5.462
↪ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV

```

```

3329                                     SciEngines_API_Core/api_clk_mgmt_up/p_
                                     ↳ ll_base_inst/PLL_ADV
3330 BUFGMUX_X2Y4.I0      net (fanout=1)      0.440
                                     ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
3331 BUFGMUX_X2Y4.0       Tgi0o                0.209
                                     ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3332                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3333 OLOGIC_X13Y172.CLK0  net (fanout=1608)    1.906  SciEngines_API_Core/clk_int
3334 -----
3335 Total                  -1.062ns (-4.352ns logic, 3.290ns route)
3336
3337 Maximum Data Path at Slow Process Corner: SciEngines_API_Core/lane_phy_con[5].cno_DDR to
↳ CNO<5>
3338 Location              Delay type          Delay(ns)  Physical Resource
3339                               Logical Resource(s)
3340 -----
3341 OLOGIC_X13Y172.OQ      Tockq                0.742  SciEngines_API_Core/cnoLane_tx<5>
3342                               SciEngines_API_Core/lane_phy_con[5].cno_DDR
3343 A12.0                  net (fanout=1)      0.362  SciEngines_API_Core/cnoLane_tx<5>
3344 A12.PAD                Tioop                2.471  CNO<5>
3345                               SciEngines_API_Core/lane_phy_con[5].cno_lane_obuf
3346                               CNO<5>
3347 -----
3348 Total                  3.575ns (3.213ns logic, 0.362ns route)
3349                               (89.9% logic, 10.1% route)
3350
3351 -----
3352
3353 Fastest Paths: TIMEGRP "TNM_CNO" OFFSET = OUT 2.93 ns AFTER COMP "CPI_CLK";
3354 -----
3355
3356 Paths for end point CNO<3> (J13.PAD), 1 path
3357 -----
3358 Delay (fastest paths): 1.084ns (clock arrival + clock path + data path - uncertainty)
3359 Source:                SciEngines_API_Core/lane_phy_con[3].cno_DDR (FF)
3360 Destination:          CNO<3> (PAD)
3361 Source Clock:          SciEngines_API_Core/clk_int rising at -0.416ns
3362 Data Path Delay:       2.168ns (Levels of Logic = 1)
3363 Clock Path Delay:      -0.406ns (Levels of Logic = 4)
3364 Clock Uncertainty:     0.262ns
3365
3366 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3367 Total System Jitter (TSJ): 0.050ns
3368 Discrete Jitter (DJ):   0.181ns
3369 Phase Error (PE):       0.167ns
3370
3371 Minimum Clock Path at Fast Process Corner: CPI_CLK to
↳ SciEngines_API_Core/lane_phy_con[3].cno_DDR

```

|      |                                                                                          |                   |           |                                                   |
|------|------------------------------------------------------------------------------------------|-------------------|-----------|---------------------------------------------------|
| 3372 | Location                                                                                 | Delay type        | Delay(ns) | Physical Resource                                 |
| 3373 |                                                                                          |                   |           | Logical Resource(s)                               |
| 3374 | -----                                                                                    | -----             | -----     | -----                                             |
| 3375 | AF12.I                                                                                   | Tiopi             | 0.321     | CPI_CLK                                           |
| 3376 |                                                                                          |                   |           | CPI_CLK                                           |
| 3377 |                                                                                          |                   |           | SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf    |
| 3378 |                                                                                          |                   |           | ProtoComp162.IMUX.1                               |
| 3379 | BUFIO2_X1Y7.I                                                                            | net (fanout=1)    | 0.203     |                                                   |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1                                             |                   |           |                                                   |
| 3380 | BUFIO2_X1Y7.DIVCLK                                                                       | Tbufcko_DIVCLK    | 0.122     | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1                |
| 3381 |                                                                                          |                   |           | SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1                |
| 3382 | PLL_ADV_X0Y2.CLKIN2                                                                      | net (fanout=1)    | 0.306     |                                                   |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK                |                   |           |                                                   |
| 3383 | PLL_ADV_X0Y2.CLKOUT0                                                                     | Tpllcko_CLK       | -2.288    |                                                   |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV                              |                   |           |                                                   |
| 3384 |                                                                                          |                   |           | SciEngines_API_Core/api_clk_mgmt_up/p_l           |
|      |                                                                                          |                   |           | ↳ ll_base_inst/PLL_ADV                            |
| 3385 | BUFGMUX_X2Y4.I0                                                                          | net (fanout=1)    | 0.128     |                                                   |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0                                            |                   |           |                                                   |
| 3386 | BUFGMUX_X2Y4.0                                                                           | Tgi0o             | 0.059     |                                                   |
|      | ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf                                        |                   |           |                                                   |
| 3387 |                                                                                          |                   |           | SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf   |
| 3388 | OLOGIC_X24Y175.CLK0                                                                      | net (fanout=1608) | 0.743     | SciEngines_API_Core/clk_int                       |
| 3389 | -----                                                                                    | -----             | -----     | -----                                             |
| 3390 | Total                                                                                    |                   | -0.406ns  | (-1.786ns logic, 1.380ns route)                   |
| 3391 |                                                                                          |                   |           |                                                   |
| 3392 | Minimum Data Path at Fast Process Corner: SciEngines_API_Core/lane_phy_con[3].cno_DDR to |                   |           |                                                   |
|      | ↳ CNO<3>                                                                                 |                   |           |                                                   |
| 3393 | Location                                                                                 | Delay type        | Delay(ns) | Physical Resource                                 |
| 3394 |                                                                                          |                   |           | Logical Resource(s)                               |
| 3395 | -----                                                                                    | -----             | -----     | -----                                             |
| 3396 | OLOGIC_X24Y175.OQ                                                                        | Tockq             | 0.419     | SciEngines_API_Core/cnoLane_tx<3>                 |
| 3397 |                                                                                          |                   |           | SciEngines_API_Core/lane_phy_con[3].cno_DDR       |
| 3398 | J13.0                                                                                    | net (fanout=1)    | 0.268     | SciEngines_API_Core/cnoLane_tx<3>                 |
| 3399 | J13.PAD                                                                                  | Tioop             | 1.481     | CNO<3>                                            |
| 3400 |                                                                                          |                   |           | SciEngines_API_Core/lane_phy_con[3].cno_lane_obuf |
| 3401 |                                                                                          |                   |           | CNO<3>                                            |
| 3402 | -----                                                                                    | -----             | -----     | -----                                             |
| 3403 | Total                                                                                    |                   | 2.168ns   | (1.900ns logic, 0.268ns route)                    |
| 3404 |                                                                                          |                   |           | (87.6% logic, 12.4% route)                        |
| 3405 |                                                                                          |                   |           |                                                   |
| 3406 | -----                                                                                    | -----             | -----     | -----                                             |
| 3407 |                                                                                          |                   |           |                                                   |
| 3408 | Paths for end point CNO<14> (D14.PAD), 1 path                                            |                   |           |                                                   |
| 3409 | -----                                                                                    | -----             | -----     | -----                                             |
| 3410 | Delay (fastest paths): 1.085ns (clock arrival + clock path + data path - uncertainty)    |                   |           |                                                   |
| 3411 | Source: SciEngines_API_Core/lane_phy_con[14].cno_DDR (FF)                                |                   |           |                                                   |

```

3412 Destination:          CNO<14> (PAD)
3413 Source Clock:          SciEngines_API_Core/clk_int rising at -0.416ns
3414 Data Path Delay:       2.168ns (Levels of Logic = 1)
3415 Clock Path Delay:      -0.405ns (Levels of Logic = 4)
3416 Clock Uncertainty:     0.262ns
3417
3418 Clock Uncertainty:      0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3419   Total System Jitter (TSJ): 0.050ns
3420   Discrete Jitter (DJ):     0.181ns
3421   Phase Error (PE):        0.167ns
3422
3423 Minimum Clock Path at Fast Process Corner: CPI_CLK to
    ↳ SciEngines_API_Core/lane_phy_con[14].cno_DDR
3424   Location          Delay type          Delay(ns)  Physical Resource
3425                                     Logical Resource(s)
3426   -----
3427   AF12.I             Tiopi              0.321      CPI_CLK
3428                                     CPI_CLK
3429                                     SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
3430                                     ProtoComp162.IMUX.1
3431   BUFI02_X1Y7.I      net (fanout=1)          0.203
3432   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
3433   BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK          0.122      SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3434                                     SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3435   PLL_ADV_X0Y2.CLKIN2 net (fanout=1)          0.306
3436   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3437   PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK          -2.288
3438   ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
3439                                     SciEngines_API_Core/api_clk_mgmt_up/p
3440   ↳ ll_base_inst/PLL_ADV
3441   BUFGMUX_X2Y4.I0     net (fanout=1)          0.128
3442   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0
3443   BUFGMUX_X2Y4.0      Tgi0o              0.059
3444   ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3445                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3446   OLOGIC_X19Y175.CLK0 net (fanout=1608)        0.744      SciEngines_API_Core/clk_int
3447   -----
3448   Total              -0.405ns (-1.786ns logic, 1.381ns route)
3449
3450 Minimum Data Path at Fast Process Corner: SciEngines_API_Core/lane_phy_con[14].cno_DDR to
    ↳ CNO<14>
3451   Location          Delay type          Delay(ns)  Physical Resource
3452                                     Logical Resource(s)
3453   -----
3454   OLOGIC_X19Y175.OQ   Tockq              0.419      SciEngines_API_Core/cnoLane_tx<14>
3455                                     SciEngines_API_Core/lane_phy_con[14].cno_DDR
3456   D14.0              net (fanout=1)          0.268      SciEngines_API_Core/cnoLane_tx<14>

```

```

3451 D14.PAD Tioop 1.481 CNO<14>
3452 SciEngines_API_Core/lane_phy_con[14]._j
      ↳ cno_lane_obuf
3453 CNO<14>
3454 -----
3455 Total 2.168ns (1.900ns logic, 0.268ns route)
3456 (87.6% logic, 12.4% route)
3457
3458 -----
3459
3460 Paths for end point CNO<15> (G14.PAD), 1 path
3461 -----
3462 Delay (fastest paths): 1.086ns (clock arrival + clock path + data path - uncertainty)
3463 Source: SciEngines_API_Core/lane_phy_con[15].cno_DDR (FF)
3464 Destination: CNO<15> (PAD)
3465 Source Clock: SciEngines_API_Core/clk_int rising at -0.416ns
3466 Data Path Delay: 2.168ns (Levels of Logic = 1)
3467 Clock Path Delay: -0.404ns (Levels of Logic = 4)
3468 Clock Uncertainty: 0.262ns
3469
3470 Clock Uncertainty: 0.262ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
3471 Total System Jitter (TSJ): 0.050ns
3472 Discrete Jitter (DJ): 0.181ns
3473 Phase Error (PE): 0.167ns
3474
3475 Minimum Clock Path at Fast Process Corner: CPI_CLK to
      ↳ SciEngines_API_Core/lane_phy_con[15].cno_DDR
3476 Location Delay type Delay(ns) Physical Resource
3477 Logical Resource(s)
3478 -----
3479 AF12.I Tiopi 0.321 CPI_CLK
3480 CPI_CLK
3481 SciEngines_API_Core/api_clk_mgmt_up/clkin1_buf
3482 ProtoComp162.IMUX.1
3483 BUFI02_X1Y7.I net (fanout=1) 0.203
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkin1
3484 BUFI02_X1Y7.DIVCLK Tbufcko_DIVCLK 0.122 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3485 SP6_BUFI02_INSERT_PLL1_ML_BUFI02_1
3486 PLL_ADV_X0Y2.CLKIN2 net (fanout=1) 0.306
      ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
3487 PLL_ADV_X0Y2.CLKOUT0 Tpllcko_CLK -2.288
      ↳ SciEngines_API_Core/api_clk_mgmt_up/pll_base_inst/PLL_ADV
3488 SciEngines_API_Core/api_clk_mgmt_up/p_
      ↳ ll_base_inst/PLL_ADV
3489 BUFGMUX_X2Y4.I0 net (fanout=1) 0.128
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout0

```

```

3490  BUFGMUX_X2Y4.0      Tgi0o      0.059
      ↳ SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3491                                     SciEngines_API_Core/api_clk_mgmt_up/clkout1_buf
3492  OLOGIC_X23Y174.CLK0 net (fanout=1608) 0.745 SciEngines_API_Core/clk_int
3493  -----
3494  Total                        -0.404ns (-1.786ns logic, 1.382ns route)
3495

```

```

3496  Minimum Data Path at Fast Process Corner: SciEngines_API_Core/lane_phy_con[15].cno_DDR to
      ↳ CNO<15>

```

| Location          | Delay type     | Delay(ns) | Physical Resource                  | Logical Resource(s)                          |
|-------------------|----------------|-----------|------------------------------------|----------------------------------------------|
| OLOGIC_X23Y174.OQ | Tockq          | 0.419     | SciEngines_API_Core/cnoLane_tx<15> | SciEngines_API_Core/lane_phy_con[15].cno_DDR |
| G14.0             | net (fanout=1) | 0.268     | SciEngines_API_Core/cnoLane_tx<15> |                                              |
| G14.PAD           | Tioop          | 1.481     | CNO<15>                            | SciEngines_API_Core/lane_phy_con[15].        |
|                   |                |           | ↳ cno_lane_obuf                    | CNO<15>                                      |
| Total             |                | 2.168ns   | (1.900ns logic, 0.268ns route)     | (87.6% logic, 12.4% route)                   |

### 3513 Derived Constraint Report

#### 3514 Derived Constraints for TS\_CPI\_CLK

```

3515 +-----+-----+-----+-----+-----+-----+-----+-----+-----+
      ↳ -----+-----+-----+-----+
3516 |          | Period | Actual Period | Timing Errors
      ↳ | Paths Analyzed |
3517 |          | Constraint | Requirement
      ↳ |-----+-----+-----+-----+-----+-----+-----+
3518 |          |          | Direct | Derivative | Direct |
      ↳ Derivative | Direct | Derivative |
3519 +-----+-----+-----+-----+-----+-----+-----+
      ↳ -----+-----+-----+-----+
3520 |TS_CPI_CLK          | 10.000ns| 3.334ns| 15.943ns| 0|
      ↳ 159|          0| 87301887|
3521 | TS_SciEngines_API_Core_api_clk| 10.000ns| 15.943ns| N/A| 159|
      ↳ 0| 87137019| 0|
3522 | _mgmt_up_clkout1    |          |          |          |          |
      ↳ |          |          |
3523 | TS_SciEngines_API_Core_api_clk| 10.000ns| 9.214ns| N/A| 0|
      ↳ 0| 164868| 0|

```

```

3524 | _mgmt_up_clkout0          |          |          |          |          |
    ↳ |          |          |          |
3525 +-----+-----+-----+-----+-----+-----+
    ↳ -----+-----+-----+
3526
3527 Derived Constraints for TS_CNI_CLK
3528 +-----+-----+-----+-----+-----+-----+
    ↳ -----+-----+-----+
3529 |          | Period | Actual Period | Timing Errors
    ↳ | Paths Analyzed |
3530 | Constraint | Requirement
    ↳ |-----+-----+-----+-----+-----+-----+
3531 |          | Direct | Derivative | Direct |
    ↳ Derivative | Direct | Derivative |
3532 +-----+-----+-----+-----+-----+-----+
    ↳ -----+-----+-----+
3533 |TS_CNI_CLK          | 10.000ns| 3.334ns| 7.954ns| 0|
    ↳ 0|          0| 3001|
3534 | TS_SciEngines_API_Core_api_clk| 10.000ns| 7.954ns| N/A| 0|
    ↳ 0|          3001| 0|
3535 | _mgmt_dn_clkout1      |          |          |          |          |
    ↳ |          |          |          |
3536 +-----+-----+-----+-----+-----+-----+
    ↳ -----+-----+-----+
3537
3538 1 constraint not met.
3539
3540
3541 Data Sheet report:
3542 -----
3543 All values displayed in nanoseconds (ns)
3544
3545 Setup/Hold to clock CNI_CLK
3546 -----+-----+-----+-----+-----+-----+
    ↳ ---+-----+
3547 |Max Setup to| Process |Max Hold to | Process |
    ↳ Clock |
3548 Source | clk (edge) | Corner | clk (edge) | Corner | Internal Clock(s)
    ↳ | Phase |
3549 -----+-----+-----+-----+-----+-----+
    ↳ ---+-----+
3550 CNI<0> | 2.598(R)| SLOW | -1.321(R)| FAST
    ↳ |SciEngines_API_Core/cni_dom| -0.416|
3551 | -2.396(F)| SLOW | 3.604(F)| FAST
    ↳ |SciEngines_API_Core/cni_dom| 4.584|
3552 CNI<1> | 2.550(R)| SLOW | -1.292(R)| FAST
    ↳ |SciEngines_API_Core/cni_dom| -0.416|

```

|              |   |                                     |      |  |           |      |
|--------------|---|-------------------------------------|------|--|-----------|------|
| 3553         |   | -2.444(F)                           | SLOW |  | 3.633(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3554 CNI<2>  |   | 2.611(R)                            | SLOW |  | -1.353(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3555         |   | -2.384(F)                           | SLOW |  | 3.573(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3556 CNI<3>  |   | 2.607(R)                            | SLOW |  | -1.349(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3557         |   | -2.387(F)                           | SLOW |  | 3.576(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3558 CNI<4>  |   | 2.595(R)                            | SLOW |  | -1.318(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3559         |   | -2.400(F)                           | SLOW |  | 3.608(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3560 CNI<5>  |   | 2.547(R)                            | SLOW |  | -1.289(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3561         |   | -2.448(F)                           | SLOW |  | 3.637(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3562 CNI<6>  |   | 2.655(R)                            | SLOW |  | -1.378(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3563         |   | -2.339(F)                           | SLOW |  | 3.547(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3564 CNI<7>  |   | 2.596(R)                            | SLOW |  | -1.319(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3565         |   | -2.398(F)                           | SLOW |  | 3.606(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3566 CNI<8>  |   | 2.608(R)                            | SLOW |  | -1.350(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3567         |   | -2.386(F)                           | SLOW |  | 3.575(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3568 CNI<9>  |   | 2.426(R)                            | SLOW |  | -1.168(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3569         |   | -2.569(F)                           | SLOW |  | 3.758(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3570 CNI<10> |   | 2.411(R)                            | SLOW |  | -1.134(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3571         |   | -2.583(F)                           | SLOW |  | 3.791(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3572 CNI<11> |   | 2.424(R)                            | SLOW |  | -1.166(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3573         |   | -2.571(F)                           | SLOW |  | 3.760(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |
| 3574 CNI<12> |   | 2.595(R)                            | SLOW |  | -1.318(R) | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  -0.416 |      |  |           |      |
| 3575         |   | -2.399(F)                           | SLOW |  | 3.607(F)  | FAST |
|              | ↔ | SciEngines_API_Core/cni_dom  4.584  |      |  |           |      |

223

|      |         |                             |          |      |          |           |
|------|---------|-----------------------------|----------|------|----------|-----------|
| 3600 |         | -2.577(F)                   | SLOW     |      | 3.716(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3601 | CPI<5>  |                             | 2.370(R) | SLOW |          | -1.181(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3602 |         | -2.625(F)                   | SLOW     |      | 3.745(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3603 | CPI<6>  |                             | 2.426(R) | SLOW |          | -1.237(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3604 |         | -2.568(F)                   | SLOW     |      | 3.688(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3605 | CPI<7>  |                             | 2.660(R) | SLOW |          | -1.452(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3606 |         | -2.335(F)                   | SLOW     |      | 3.474(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3607 | CPI<8>  |                             | 2.612(R) | SLOW |          | -1.423(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3608 |         | -2.383(F)                   | SLOW     |      | 3.503(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3609 | CPI<9>  |                             | 2.550(R) | SLOW |          | -1.361(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3610 |         | -2.444(F)                   | SLOW     |      | 3.564(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3611 | CPI<10> |                             | 2.478(R) | SLOW |          | -1.270(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3612 |         | -2.517(F)                   | SLOW     |      | 3.656(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3613 | CPI<11> |                             | 2.474(R) | SLOW |          | -1.266(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3614 |         | -2.520(F)                   | SLOW     |      | 3.659(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3615 | CPI<12> |                             | 2.618(R) | SLOW |          | -1.429(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3616 |         | -2.376(F)                   | SLOW     |      | 3.496(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3617 | CPI<13> |                             | 2.661(R) | SLOW |          | -1.453(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3618 |         | -2.333(F)                   | SLOW     |      | 3.472(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3619 | CPI<14> |                             | 2.666(R) | SLOW |          | -1.458(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3620 |         | -2.329(F)                   | SLOW     |      | 3.468(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |
| 3621 | CPI<15> |                             | 2.553(R) | SLOW |          | -1.364(R) |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | -0.416   |           |
| 3622 |         | -2.441(F)                   | SLOW     |      | 3.561(F) | FAST      |
|      | ↔       | SciEngines_API_Core/clk_int |          |      | 4.584    |           |

225

226

227

228

```

3726 -----+-----+-----+-----+-----+-----+-----+
      ↳ -+-----+
3727
3728 TIMEGRP "TNM_CNI" OFFSET = IN 3 ns VALID 9.4 ns BEFORE COMP "CNI_CLK";
3729 Worst Case Data Window 6.447; Ideal Clock Offset To Actual Clock 1.133;
3730 -----+-----+-----+-----+-----+-----+-----+
      ↳ -+-----+
3731          |          | Process |          | Process | Setup | Hold
      ↳ |Source Offset|
3732 Source    | Setup   | Corner  | Hold    | Corner  | Slack | Slack |
      ↳ To Center |
3733 -----+-----+-----+-----+-----+-----+-----+
      ↳ -+-----+
3734 CNI<0>     | 2.598(R)| SLOW   | -1.321(R)| FAST   | 0.402| 7.721|
      ↳ -3.660|
3735          | -2.396(F)| SLOW   | 3.604(F)| FAST   | 5.396| 2.796|
      ↳ 1.300|
3736 CNI<1>     | 2.550(R)| SLOW   | -1.292(R)| FAST   | 0.450| 7.692|
      ↳ -3.621|
3737          | -2.444(F)| SLOW   | 3.633(F)| FAST   | 5.444| 2.767|
      ↳ 1.339|
3738 CNI<2>     | 2.611(R)| SLOW   | -1.353(R)| FAST   | 0.389| 7.753|
      ↳ -3.682|
3739          | -2.384(F)| SLOW   | 3.573(F)| FAST   | 5.384| 2.827|
      ↳ 1.279|
3740 CNI<3>     | 2.607(R)| SLOW   | -1.349(R)| FAST   | 0.393| 7.749|
      ↳ -3.678|
3741          | -2.387(F)| SLOW   | 3.576(F)| FAST   | 5.387| 2.824|
      ↳ 1.281|
3742 CNI<4>     | 2.595(R)| SLOW   | -1.318(R)| FAST   | 0.405| 7.718|
      ↳ -3.657|
3743          | -2.400(F)| SLOW   | 3.608(F)| FAST   | 5.400| 2.792|
      ↳ 1.304|
3744 CNI<5>     | 2.547(R)| SLOW   | -1.289(R)| FAST   | 0.453| 7.689|
      ↳ -3.618|
3745          | -2.448(F)| SLOW   | 3.637(F)| FAST   | 5.448| 2.763|
      ↳ 1.343|
3746 CNI<6>     | 2.655(R)| SLOW   | -1.378(R)| FAST   | 0.345| 7.778|
      ↳ -3.717|
3747          | -2.339(F)| SLOW   | 3.547(F)| FAST   | 5.339| 2.853|
      ↳ 1.243|
3748 CNI<7>     | 2.596(R)| SLOW   | -1.319(R)| FAST   | 0.404| 7.719|
      ↳ -3.658|
3749          | -2.398(F)| SLOW   | 3.606(F)| FAST   | 5.398| 2.794|
      ↳ 1.302|
3750 CNI<8>     | 2.608(R)| SLOW   | -1.350(R)| FAST   | 0.392| 7.750|
      ↳ -3.679|

```

230

231

```

3801 PAD                                | Delay (ns) | Corner | Delay (ns) |
    ↳ Corner |Edge Skew (ns)|
3802 -----+-----+-----+-----+
    ↳ -----+-----+
3803 CNO<0>                             | 2.310| SLOW | 1.273|
    ↳ FAST | 0.189|
3804 CNO<1>                             | 2.310| SLOW | 1.273|
    ↳ FAST | 0.189|
3805 CNO<2>                             | 2.124| SLOW | 1.087|
    ↳ FAST | 0.003|
3806 CNO<3>                             | 2.121| SLOW | 1.084|
    ↳ FAST | 0.000|
3807 CNO<4>                             | 2.359| SLOW | 1.322|
    ↳ FAST | 0.238|
3808 CNO<5>                             | 2.359| SLOW | 1.322|
    ↳ FAST | 0.238|
3809 CNO<6>                             | 2.173| SLOW | 1.136|
    ↳ FAST | 0.052|
3810 CNO<7>                             | 2.125| SLOW | 1.088|
    ↳ FAST | 0.004|
3811 CNO<8>                             | 2.125| SLOW | 1.088|
    ↳ FAST | 0.004|
3812 CNO<9>                             | 2.124| SLOW | 1.087|
    ↳ FAST | 0.003|
3813 CNO<10>                            | 2.310| SLOW | 1.273|
    ↳ FAST | 0.189|
3814 CNO<11>                            | 2.310| SLOW | 1.273|
    ↳ FAST | 0.189|
3815 CNO<12>                            | 2.308| SLOW | 1.271|
    ↳ FAST | 0.187|
3816 CNO<13>                            | 2.361| SLOW | 1.324|
    ↳ FAST | 0.240|
3817 CNO<14>                            | 2.122| SLOW | 1.085|
    ↳ FAST | 0.001|
3818 CNO<15>                            | 2.123| SLOW | 1.086|
    ↳ FAST | 0.002|
3819 CNO<16>                            | 2.123| SLOW | 1.086|
    ↳ FAST | 0.002|
3820 -----+-----+-----+-----+
    ↳ -----+-----+
3821
3822
3823 Timing summary:
3824 -----
3825
3826 Timing errors: 159  Score: 174879  (Setup/Max: 174879, Hold: 0)
3827

```

3828 Constraints cover 87304990 paths, 0 nets, and 81976 connections

3829

3830 Design statistics:

3831     Minimum period: 15.943ns{1}   (Maximum frequency: 62.723MHz)

3832     Minimum input required time before clock: 2.666ns

3833     Minimum output required time after clock: 2.364ns

3834

3835

3836 -----Footnotes-----

3837 1) The minimum period statistic assumes all single cycle delays.

3838

3839 Analysis completed Fri Aug 1 16:15:35 2025

3840 -----

3841

3842 Trace Settings:

3843 -----

3844 Trace Settings

3845

3846 Peak Memory Usage: 856 MB

3847

3848

3849

---